Figure 3 - uploaded by Steve Summerfield
Content may be subject to copyright.
Source publication
In prior work [4,6] the present authors have presented an algorithmic and architectural design technique for Lattice Wave Digital Filters that use coefficients taken from a short signed digit set; an approach that tends to minimize area and maximize sample rate. This paper describes the design and VLSI implementation of a demonstrator for the techn...
Context in source publication
Context 1
... this way both upper and lower filter branch arms can be processed at the same time; the number of chips required to implement a filter half that of the filter order. A block diagram of the chip structure can be seen in Figure 3 . The design itself can be divided into four main sections. ...
Similar publications
This paper presents a novel random neural network (RNN) based soft
decision decoder for block codes. One advantage of the proposed decoder
over conventional serial algebraic decoders is that noisy codewords
arriving in non-binary form can be corrected without first rounding them
to binary form. Another advantage is that the RNN, after being trained...
A palette of colors for the representation of VLSl layout is described. These colors, called discriminable, maximize the readability of layout. The benefit of using these colors is not limited to the display on a color video monitor. With some precautions, they can be utilized also for printing. Finally, a scalable printing technique which can perm...
Selective attention is the strategy used by biological systems to cope with the inherent limits in their available computational resources, in order to efficiently process sensory information. The same strategy can be used in artificial systems that have to process vast amounts of sensory data with limited resources. In this paper we present a neur...
This paper describes a 32-tap finite impulse response (FIR) filter with two 16-tap macros suitable for multiple taps. The derived condition for a coded coefficient and data block shows 35% savings in power consumption and 44% improvement in occupied area compared to a typical radix-4 modified Booth algorithm. According to the condition and separate...
As CMOS VLSI integration continues with shrinking feature size, the energy dissipation on t he on-chip data buses and long interconnects becoming a bottle neck for high performance integrated circuits. This energy dissipation is due to increase in inter-wire capacitance. This capacitance on on-chip data buses and long interconnects plays an importa...
