Ian D. Macintyre’s research while affiliated with University of Waterloo and other places

What is this page?


This page lists works of an author who doesn't have a ResearchGate profile or hasn't added the works to their profile yet. It is automatically generated from public (personal) data to further our legitimate goal of comprehensive and accurate scientific recordkeeping. If you are this author and want this page removed, please let us know.

Publications (4)


The Effect of Cache on the Performance of a Multi-Threaded Pipelined RISC Processor
  • Article

January 2002

·

13 Reads

·

2 Citations

Ian Macintyre

·

Bruno R. Preiss

This paper examines the effects of multithreaded pipelining on the CPI (cycles per instruction) of a RISC processor. The desired CPI in a conventional (single-threaded) RISC processor is one instruction per cycle. However, the CPI is typically more than one because of data hazards, control hazards, and resource hazards in the pipeline.


Null Message Cancellation in Conservative Distributed Simulation

January 2002

·

26 Reads

·

11 Citations

This paper presents the results of an empirical study of the effects of null message cancellation on the performance of conservatively synchronized distributed simulation. Null message cancellation is an algorithmic modification to the basic conservative synchronization scheme wherein a null message is discarded before receipt when overcome by a message with a larger timestamp.


On the Trade-off between Time and Space in Optimistic Parallel Discrete-Event Simulation

January 2002

·

23 Reads

·

17 Citations

Optimistically synchronized parallel discrete-event simulation is based on the use of communicating sequential processes. Optimistic synchronization means that the processes execute under the assumption that synchronization is fortuitous. Periodic checkpointing of the state of a process allows the process to roll back to an earlier state when synchronization errors occur. This paper examines the effects of varying the frequency of checkpointing on the time and space needed to execute a simulation.


Effects of the Checkpoint Interval on Time and Space in Time Warp.

July 1994

·

12 Reads

·

81 Citations

ACM Transactions on Modeling and Computer Simulation

Optimistically synchronized parallel discrete-event simulation is based on the use of communicating sequential processes. Optimistic synchronization means that the processes proceed under the assumption that a synchronized execution schedule is fortuitous. Periodic checkpointing of the state of a process allows the process to roll back to an earlier state when synchronization errors are detected. This article examines the effects of varying the checkpoint interval on the execution time and memory space needed to perform a parallel simulation. The empirical results presented in this article were obtained from the simulation of closed stochastic queuing networks with several different topologies. Various intraprocessor process-scheduling algorithms and both lazy and aggressive cancellation strategies are considered. The empirical results are compared with analytical formulae predicting time-optimal checkpoint intervals. Two modes of operation, throttling and thrashing , have been noted and their effect examined. As the checkpoint interval is increased from one, there is a throttling effect among processes on the same processor, which improves performance. When the checkpoint interval is made too large, there is a thrashing effect caused by interaction between processes on different processors. It is shown that the time-optimal and space-optimal checkpoint intervals are not the same. Furthermore, a checkpoint interval that is too small affects space adversely more than time, whereas, a checkpoint interval that is too large affects time adversely more than space.

Citations (4)


... Several literature proposals exist, envisaging different state-reconstruction methodologies, which can be roughly classified as checkpoint-based (Preiss et al. 1994) or reverse computing-based (Carothers et al. 1999)-although in Cingolani et al. (2017) a solution to mix the two strategies has been presented. In any case, the actual implementations of the state-reconstruction support mostly rely on pure software-based approaches, and do not exploit hardware-level operations that are nowadays commonly available in modern processors. ...

Reference:

Hardware-Assisted Incremental Checkpointing in Speculative Parallel Discrete Event Simulation
Effects of the Checkpoint Interval on Time and Space in Time Warp.
  • Citing Article
  • July 1994

ACM Transactions on Modeling and Computer Simulation

... Lin and Lazowska [81] proposed a model to derive the optimal checkpoint interval by assuming that the rollback behavior of time warp is not affected by the frequency of checkpointing. An experimental study conducted by Preiss [96] indicates that this assumption is generally not valid. Lin et al [80] extend [81] to include the effect of the checkpoint interval on the rollback behavior. ...

On the Trade-off between Time and Space in Optimistic Parallel Discrete-Event Simulation
  • Citing Article
  • January 2002

... Wood and Turner [26] extended the carrier-null message approach by proposing a generalized carrier-null method to support arbitrary graphs. In [27] the null message cancellation protocol was investigated, and the impact of the cancellation of spare null messages was examined. Under this protocol, a null message is discarded before being receipt if it is overrun by a message with a larger timestamp. ...

Null Message Cancellation in Conservative Distributed Simulation
  • Citing Article
  • January 2002

... Thus, when designing a memory hierarchy, the aim is to get the fastest design while maintaining a compromise between size, speed and cost. The CPU can spend a considerable amount of time waiting for data to be accessed from memory and this will negatively impacts the overall performance because it increases the CPI in a pipelined processor [3] due to pipeline stalling [31] and increases the query execution time in a database application [4]. Unfortunately, little practical rules/metrics exist for systems designers and administrators to optimize their memory hierarchies. ...

The Effect of Cache on the Performance of a Multi-Threaded Pipelined RISC Processor
  • Citing Article
  • January 2002