Greg Faanes’s scientific contributions

Higher global bandwidth requirement for many applications and lower network cost have motivated the use of the Dragonfly network topology for high performance computing systems. In this paper we present the architecture of the Cray Cascade system, a distributed memory system based on the Dragonfly [1] network topology. We describe the structure of the system, its Dragonfly network and the routing algorithms. We describe a set of advanced features supporting both mainstream high performance computing applications and emerging global address space programing models. We present a combination of performance results from prototype systems and simulation data for large systems. We demonstrate the value of the Dragonfly topology and the benefits obtained through extensive use of adaptive routing.

Abstract This paper,describes the system,architecture of the Cray BlackWidow scalable vector multiprocessor. The BlackWidow system is a distributed shared memory,(DSM) architecture that is scalable to 32K processors, each with a 4-way dispatch scalar execution unit and an 8-pipe vector unit capable of 20.8 Gflops for 64-bit operations and,41.6 Gflops for 32-bit operations at the prototype operating frequency of 1.3 GHz. Global memory is directly accessible with processor,loads and,stores and,is globally coherent. The system supports thousands of outstanding references to hide remote memory latencies, and provides a rich suite of built-in synchronization primitives. Each BlackWidow node,is implemented,as a 4-way SMP with up to 128 Gbytes of DDR2 main memory,capacity. The system supports common programming models such as MPI and OpenMP, as well as global address space languages,such as UPC and CAF. We describe the system architecture and microarchitecture of the processor, memory controller, and router chips. We give preliminary performance,results and discuss design tradeoffs. General terms: design; architecture; performance Keywords:,multiprocessor; shared,memory;,vector; MPP;