Dong Du’s research while affiliated with Shanghai Jiao Tong University and other places

What is this page?


This page lists works of an author who doesn't have a ResearchGate profile or hasn't added the works to their profile yet. It is automatically generated from public (personal) data to further our legitimate goal of comprehensive and accurate scientific recordkeeping. If you are this author and want this page removed, please let us know.

Publications (19)


Dep-TEE: Decoupled Memory Protection for Secure and Scalable Inter-enclave Communication on RISC-V
  • Conference Paper

March 2025

·

3 Reads

Shangjie Pan

·

Xuanyao Peng

·

Zeyuan Man

·

[...]

·

Xiaowei Li










Citations (14)


... We observe similar results with both A100 and H100 GPUs, highlighting the crucial impact memory bandwidth has on the performance of GPU checkpointing operations. Several techniques have been proposed to address this problem, such as data compression and on-demand parallelism [66]. Incorporating such techniques could further improve the efficiency of checkpoint/restore operations, especially for large-scale models. ...

Reference:

CRIUgpu: Transparent Checkpointing of GPU-Accelerated Workloads
On-demand and Parallel Checkpoint/Restore for GPU Applications
  • Citing Conference Paper
  • November 2024

... Outside CPUs, devices such as GPU [16][17][18], IPU [19], FPGA [20][21][22], provides TEEs. Several existing works [23][24][25][26][27] also extend CPU TEE's security primitives to connected devices. However, except for very few proposals [19], most existing proposals require a CPU TEE, which increases the Trusted Computing Base (TCB). ...

sNPU: Trusted Execution Environments on Integrated NPUs
  • Citing Conference Paper
  • June 2024

... The non-secure code operates in the nonsecure environment, also known as the normal world, while the secure code runs within TEE. This mechanism provides significant security advantages by isolating the secure code from the normal world, preventing attackers from accessing sensitive data or disrupting secure functions, such as key management [24,30], cryptography [41,42], and memory operations [11,48]. To achieve this isolation, TEE leverages hardware-based features like memory partitioning and access control enforced by the CPU [3,47]. ...

sIOPMP: Scalable and Efficient I/O Protection for TEEs
  • Citing Conference Paper
  • April 2024

... Researchers explored building enclaves with different abstraction levels, including userspace process [57,78], secure containers [46,109], and confidential VMs [79,91]. Works adopt hardware protections like TZASC [49], S2PT [72,77], GPT [113,124], or even hardware-software co-design [62,66] to support domain enforcement for general-purpose enclaves. Inspired by those works, HitchHiker employs hardware features to tailor the secure environment exclusively for its secure log management. ...

Accelerating Extra Dimensional Page Walks for Confidential Computing
  • Citing Conference Paper
  • December 2023

... Serverless systems research has gained momentum, with many projects aimed at reducing cold starts. Recently, Liu et al. [25] identified five research problems for future work on serverless systems. In this section, we leverage our analysis from previous sections to identify several areas important for serverless system optimization. ...

The Gap Between Serverless Research and Real-world Systems
  • Citing Conference Paper
  • October 2023

... TenAnalyzer increments the VN after updating all tensor cachelines (all relevant bitmap bits flip). Hardware isolation mechanism secures the full bitmap in DRAM, and a small on-chip cache enhances bitmap access efficiency [21]. TenAnalyzer encompasses 3 scenarios in tensor writing as illustrated in Figure 12: Hit edge, Hit in and Miss. 1) Hit edge means the request hits the first address (start updating) or last address (finish updating) which matches the common tensor-based application and allows complex memory access like tiling. ...

Efficient Distributed Secure Memory with Migratable Merkle Tree
  • Citing Conference Paper
  • February 2023

... • Providing insights and recommendations for choosing an appropriate multithreading library for a given application and hardware platform. In this paper, after introducing the research tool gem5, corresponding auxiliary tools, multithreading libraries and benchmarking strategies, design of experiments is presented [10]. Next, the results of experiments are analyzed and then discussed. ...

Boosting Inter-Process Communication with Architectural Support
  • Citing Article
  • May 2022

ACM Transactions on Computer Systems

... Implications. The GPU fragmentation and allocation limitation pull down the elasticity and deployment density [11] of serverless DL functions, increasing both user and provider costs. We argue that a proper GPU resourcing-ondemand mechanism is imperative and essential for current serverless DL serving. ...

Serverless computing on heterogeneous computers
  • Citing Conference Paper
  • February 2022

... The impact of resource contention extends beyond individual functions to affect entire application workflows. As functions compete for shared resources, performance becomes less predictable, complicating capacity planning and potentially violating service level agreements [30]. The multi-tenant nature of serverless platforms exacerbates this challenge, as functions may experience "noisy neighbor" effects from unrelated workloads running on the same underlying infrastructure. ...

Characterizing serverless platforms with serverlessbench
  • Citing Conference Paper
  • October 2020

... Previous work proposed to address the safety issues of monolithic OSes by reducing the TCB through separation [2,73], micro-kernels [28,34], and safe languages [7,19,36,58,66]. In SASOSes, internal isolation may be traded off for performance [41,43,47,70], provided with traditional page tables [12,33,52,68], or intra-AS hardware isolation mechanisms [54,69,74,76]. Other research efforts strive to speedup IPC in microkernels [29,64], or redesign monolithic OSes entirely [9,11,20,31,53,67,77]. ...

Iso-UniK: lightweight multi-process unikernel through memory protection keys
  • Citing Article
  • Full-text available
  • May 2020

Cybersecurity