Arjith Chandra Prabhu’s research while affiliated with University of Wuppertal and other places

What is this page?


This page lists works of an author who doesn't have a ResearchGate profile or hasn't added the works to their profile yet. It is automatically generated from public (personal) data to further our legitimate goal of comprehensive and accurate scientific recordkeeping. If you are this author and want this page removed, please let us know.

Publications (3)


Fig. 1. Comparison of SOTA efficiency and output power of oscillators in SiGe (blue) and CMOS (red) technologies operating from 180 to 300 GHz.
Fig. 2. Schematic of the ×4 (A e = 4 × 0.07 µm × 0.9 µm) fundamental differential Colpitts oscillator with output matching and biasing networks.
Fig. 3. Ideal core large signal simulation of the magnitude of 220-GHz fundamental voltage (left) and current (right) swing at the input of CB device (across nodes AB) for a varying L casc .
A 206–220-GHz Compact Fundamental Oscillator With up to 7-dBm Output Power and 7.4% Peak DC-to-RF Efficiency in a 130-nm SiGe Technology
  • Article
  • Full-text available

January 2025

·

22 Reads

IEEE Microwave and Wireless Technology Letters

Arjith Chandra Prabhu

·

·

·

[...]

·

This letter presents a 206.5–220.5-GHz fundamental differential Colpitts oscillator in a cascode topology implemented in a 130-nm SiGe HBT technology with f t / f max of 350/450 GHz. Base inductors at the common-base (CB) stages are used to provide an inductive load at the output of the common-emitter (CE) stage, hence, boosting the output power by 27%. The resonant tank is embedded straight on top of the devices, reducing layout parasitics and resulting in a compact and efficient oscillator core layout. The oscillator provides a peak output power of 7 dBm at 208 GHz, 7.4% peak dc-to-RF efficiency at 220 GHz, and 6.55% tuning range (TR). At peak efficiency, the oscillator delivers an output power of 5.7 dBm with 50-mW dc power consumption and a phase noise (PN) of -90.2/-110 dBc/Hz at 1-/10-MHz offset, respectively. To the best of the authors’ knowledge, the presented oscillator has the best PN figure-of-merit (FoM) of -182.1 dBc/Hz at 1-MHz offset in a SiGe/CMOS technology above 200 GHz. It occupies a total area of 0.086 mm2, including the RF pad, and an ultracompact core size of 0.0049 mm2.

Download


Citations (1)


... High power frequency sources beyond f max /2 become challenging due to the transistor degraded performance and increased back-end losses. Typically, such sources are implemented using an oscillator at lower frequencies followed by a frequency multiplier chain [19], [20], [21]. Here, peak output powers of 9.6 dBm at 270 GHz occupying an area of 0.92 mm 2 with 1.38% efficiency [19] and 8 dBm at 240 GHz occupying an area of 0.28 mm 2 with 1.47% efficiency [21] are reported. ...

Reference:

A 206–220-GHz Compact Fundamental Oscillator With up to 7-dBm Output Power and 7.4% Peak DC-to-RF Efficiency in a 130-nm SiGe Technology
A 300 GHz x9 Multiplier Chain With 9.6 dBm Output Power in 0.13-μm SiGe Technology
  • Citing Conference Paper
  • January 2024