Frank Ellinger

Technische Universität Dresden, Dresden, Saxony, Germany

Are you Frank Ellinger?

Claim your profile

Publications (253)165.59 Total impact

  • R. Henker · F. Ellinger · D. Schoeniger
    [Show abstract] [Hide abstract]
    ABSTRACT: A high-speed transimpedance amplifier (TIA) implemented in 0.13 μm SiGe BiCMOS with a novel bandwidth and power consumption tuning approach is presented. By tuning the circuit bandwidth continuously from 61.6 to 12.8 GHz during runtime, the power consumption of the main amplifier can be reduced by a factor of around 5. Leading to a power consumption reduction of 40% for the TIA core. Despite the power reduction the gain is kept constant at 69.8 dBΩ by utilising field effect transistors as steerable resistors. The high maximum bandwidth admits data rates up to more than 88 Gbit/s with a power consumption of only 78.1 mW. This yields to a very good energy efficiency of 0.888 pJ/bit and a very high gain bandwidth product of 189.8 kΩGHz at the same time. The mentioned performance parameters in conjunction with the bandwidth and power consumption scalability make the TIA well suited for energy-efficient high-speed optical interconnects, e.g. in future high performance computing platforms.
    No preview · Article · Nov 2015 · Electronics Letters
  • Source
    [Show abstract] [Hide abstract]
    ABSTRACT: This paper presents two high-gain amplifiers fabricated in a flexible self-aligned amorphous indium gallium zinc oxide thin-film transistor (TFT) technology. One common-source amplifier relies on positive feedback to provide a voltage gain of 17 dB, and a bandwidth of 79 kHz from a dc power of only 0.76 mW. One cascode amplifier provides a voltage gain of 25 dB, and a bandwidth of 220 kHz from a dc power of 2.32 mW. The chip areas of the amplifiers are 7.5 and 10.3 mm2, respectively. By using a gain-enhancement technique in the first amplifier, gain, dc power consumption, and chip area are greatly improved. The presented amplifiers are designed for using as audio pre-amplifiers in a radio receiver. The presented measurements confirm that the amplifiers meet the requirements for this purpose. The circuits are designed using the Verilog-A Rensselaer Polytechnic Institute-amorphous TFT model; circuit simulations are also presented for comparison with the hardware characterization. Additionally, the impact of process variations on the amplifiers is analyzed and discussed in details.
    Full-text · Article · Oct 2015 · Analog Integrated Circuits and Signal Processing
  • [Show abstract] [Hide abstract]
    ABSTRACT: An optimized vertical organic permeable-base transistor (OPBT) competing with the best organic field-effect transistors in performance, while employing low-cost fabrication techniques, is presented. The OPBT stands out by an excellent power efficiency at the highest frequencies.
    No preview · Article · Oct 2015 · Advanced Materials
  • David Fritsche · Gregor Tretter · Corrado Carta · Frank Ellinger
    [Show abstract] [Hide abstract]
    ABSTRACT: This letter presents a distributed amplifier fabricated in a 0.13- μ m SiGe BiCMOS technology for applications with large bandwidth requirements. The main design goals of large bandwidth and high gain are achieved by cascading three bandwidth-optimized traveling-wave amplifier stages. The termination resistance variations, which have large influence on the gain, are compensated by implementing electrically trimmable resistors. Measurements of the amplifier trimmed for optimum gain flatness show a gain of 18.7 dB over a 3-dB bandwidth of 180 GHz. To the authors' best knowledge, the resulting gain-bandwidth product of 1.6 THz is the highest reported to date.
    No preview · Article · Oct 2015 · IEEE Transactions on Terahertz Science and Technology
  • [Show abstract] [Hide abstract]
    ABSTRACT: This paper presents a travelling-wave amplifier (TWA) for wideband applications implemented in a 0.13 m SiGe BiCMOS technology ( 300 GHz, 500 GHz). The gain cell employed in the TWA is designed to compensate the synthetic-line losses at high frequencies in order to extend the bandwidth as well as the gain bandwidth product (GBP). A gain of 10 dB and a 3 dB bandwidth of 170 GHz are measured for the fabricated circuit. The circuit analysis is presented to illustrate how the bandwidth of the circuit is dominated by the cutoff frequency of the synthetic lines, thus demonstrating complete losses compensation for the band of interest. The chip required a total area of 0.38 mm and a power consumption of 108 mW. Compared against the state of the art, the presented design achieves the highest reported GBP per power consumption and area, as well as the highest operation frequency for silicon implementations.
    No preview · Article · Oct 2015 · IEEE Journal of Solid-State Circuits
  • M. El-Shennawy · N. Joram · F. Ellinger
    [Show abstract] [Hide abstract]
    ABSTRACT: This work presents gain interpolating variable gain amplifier (VGA) design aspects. A technique is introduced to improve the VGA input handling capability from a few hundred millivolts to rail-to-rail without affecting any other performance parameters and with low complexity. An additional technique is proven by hand analysis and simulations to reduce the 3rd order intermodulation products (IM3) of the VGA by 4dB. The VGA is designed in an IBM 0.13μm BiCMOS 7LM technology. It has a 56.5dB gain control range and draws 1.76mA from a 3V supply.
    No preview · Article · Sep 2015
  • N. Joram · J. Wagner · E. Sobotta · F. Ellinger
    [Show abstract] [Hide abstract]
    ABSTRACT: This article presents an integrated radio frequency (RF) front end for the use in frequency bands up to 10GHz. It consists of an actively matched low noise amplifier (LNA) and a single multi-tanh Gilbert cell mixer. Its applications include frequency-modulated continuous wave (FMCW) radar front ends or single down conversion communication systems. The circuit is completely inductor-less. Using a negative resistance bandwidth enhancement technique, a 1dB bandwidth of 11.2 GHz is reached. The input reflection coefficient is below-7 dB up to a frequency of 7GHz within a printed circuit board (PCB) test bed. The single-sideband (SSB) noise figure amounts to 7dB and the small-signal gain is 26dB. The complete circuit is implemented using an IBM 180 nm SiGe BiCMOS process, occupies an active area of only 0.078 mm2 and consumes 57mW of DC power.
    No preview · Article · Sep 2015
  • [Show abstract] [Hide abstract]
    ABSTRACT: This letter presents an active 200 GHz fundamental down-conversion mixer based on the Micromixer topology for low-power high data-rate wireless communications. The mixer-core operation requires a 5 dBm LO-signal, which is generated on-chip from an external single-ended source of only 20 dBm by means of a power-efficient LO-driver and a passive balun. Mixer, LO-driver and balun have been implemented together in a 450 GHz SiGe BiCMOS technology occupying a circuit core area of 0.21 mm . For a 200 GHz LO-signal, the characterized circuit exhibits a maximum conversion gain of 5.5 dB over a 3 dB RF-bandwidth of 30 GHz, requiring only 17.4 and 22.5 mW of DC-power in the mixer core and in the LO-driver, respectively.
    No preview · Article · Sep 2015 · IEEE Microwave and Wireless Components Letters
  • [Show abstract] [Hide abstract]
    ABSTRACT: Fully mass printed, flexible and truly polymeric organic field effect transistors consisting of a three layer dielectric made of CYTOP (low-k), PVA (intermediate) and P(VDF-TrFE-CTFE)(high-k) are introduced. Gravure-, flexo-and screen printing were selected as highly productive manufacturing technologies. These OFETs work at strongly reduced voltages and show high field effect mobility (μ-=-0.2-cm2/Vs) and remarkable good bias stress stability at very high current density (50-μA/mm). Fully printed OFETs are used for the realization of ring oscillators working in the kHz regime at reduced supply voltage (10-V). In combination with printed fully polymeric piezoelectric loudspeakers, this work shows for the first time fully printed flexible audio systems.
    No preview · Article · Jul 2015 · Journal of Polymer Science Part B Polymer Physics
  • Source
    Robert Paulo · Jens Wagner · Frank Ellinger

    Full-text · Conference Paper · Jul 2015
  • Source
    R. Paulo · P.V. Testa · C. Tzschoppe · J. Wagner · F. Ellinger
    [Show abstract] [Hide abstract]
    ABSTRACT: In this paper, we discuss layout problems encountered in power amplifiers with negative parallel feedback. We show how to reduce the risk of an unstable power amplifier (PA) by careful layouting without the use of additional elements and thus chip area. Optimised vs. non-optimised layouting are compared and verified with fabricated ICs. Finally a PA with large signal bandwidth of 1.9 GHz at a design frequency of 2.6 GHz using negative feedback in a standard 250 nm BiCMOS technology is introduced. An efficiency of 34% and an output power of 26.9dBm at the 1 dB compression point were measured.
    Full-text · Article · Jun 2015
  • M. Schulz · N. Joram · F. Ellinger
    [Show abstract] [Hide abstract]
    ABSTRACT: In this publication, a fully integrated active backscatter transponder for the positioning and fast rescue of passengers from sea in case of a ship sinking emergency is presented. The active reflector tag is applied in a frequency modulated continuous wave (FMCW) radar and to the authors knowledge is for the first time ever reported based on a Colpitts oscillator topology in common-base configuration. The circuit is operated as a switched injection-locked oscillator (SILO). Furthermore, measurements regarding a self-locking phenomenon to the modulation signal are carried out. The presented backscatter tag operates at 2.45 GHz and reaches a steady-state output power of 12.3 dBm for on PCB measurements.
    No preview · Article · Jun 2015
  • P.V. Testa · C. Carta · F. Ellinger
    [Show abstract] [Hide abstract]
    ABSTRACT: This paper presents a four-stage cascaded single-stage distributed amplifier (CSSDA) for wideband and low power applications implemented in a 0.13 μm SiGe BiCMOS technology (ft = 300 GHz, fmax = 500 GHz). A 3 dB upper frequency of 180 GHz, a bandwidth of 130 GHz, and a gain of 9.5 dB are measured for the fabricated CSSDA. The circuit requires a chip area of 0.28 mm2 and only 19.5 mW of dc power consumption. To enhance the amplifier gain and bandwidth without increasing the dissipated power, innovative peaking techniques have been employed. Compared against the state of the art, the presented design solution offers the lowest power consumption and the smallest occupied area, without sacrificing excessively speed, gain and gain-bandwidth product.
    No preview · Article · Jun 2015
  • David Fritsche · Gregor Tretter · Corrado Carta · Frank Ellinger
    [Show abstract] [Hide abstract]
    ABSTRACT: This paper presents the design of a 60-GHz low-noise amplifier (LNA) in a 28-nm low-power (LP) bulk CMOS process. As the technology is optimized for digital LP applications, the design of millimeter-wave (mm-wave) circuits requires high-frequency design and modeling of all active and passive devices. This includes the development of a suitable RF-transistor layout, as well as transmission lines and high- capacitors. The mm-wave circuit design aspects are further discussed with considerations about possible dc-distribution approaches, broadband matching networks, and optimum transistor loads. The proposed approach and device models have been validated with the fabrication and characterization of a two-stage 60-GHz LNA. This circuit exhibits 13.8 dB of power gain, 18 GHz of bandwidth, 4 dB of minimum noise figure, and an input referred 1-dB compression point at 12.5 dBm consuming 24 mW of dc power. Based on this performance and to the authors’ best knowledge, the presented amplifier shows the highest reported value for a commonly used figure-of-merit of 60-GHz LNAs.
    No preview · Article · Jun 2015 · IEEE Transactions on Microwave Theory and Techniques
  • L. Szilágyi · G. Belfiore · R. Henker · F. Ellinger
    [Show abstract] [Hide abstract]
    ABSTRACT: An 18Gbps optical receiver in 80nm CMOS with a limiting amplifier employing offset compensation and common-mode control is implemented. A conventional and a proposed, 40% smaller circuit in switched-capacitor technique are measured and compared.
    No preview · Article · May 2015
  • [Show abstract] [Hide abstract]
    ABSTRACT: This paper presents the design and characterization of a 24 GS/s, 3 bit flash ADC in 28 nm low-power (LP) digital CMOS. The circuit was designed with the goal of achieving speed performance above state of the art for a single ADC core. The ADC is capable of delivering its full sampling rate without time interleaving, which makes it the fastest single core ADC in CMOS reported to date to the best of our knowledge. With a power consumption of 406 mW and an effective number of bits (ENOB) of 2.2 at 24 GS/s, the ADC achieves a figure of merit of 3.6 pJ per conversion step, which is the lowest reported value for single-core ADCs operating above 15 GHz. The very high sampling rate of the presented ADC enables ultra-high-speed ADC systems through moderate time interleaving.
    No preview · Conference Paper · May 2015
  • J. Wagner · F. Ellinger · N. Joram · R. Wolf
    [Show abstract] [Hide abstract]
    ABSTRACT: An inductorless vector modulator-based radio frequency (RF) weighting circuit working from 1 to 10 GHz is presented. Amplitude and phase interdependencies were strongly reduced employing optimised attenuators. The vector modulator features a 360° phase and more than 40 dB amplitude control range with a root mean square phase and amplitude error of only 6° and 0.16 dB, respectively. These features make it a suitable candidate for communication and localisation diversity frontends in the 2.4 and the 5.9 GHz industrial, scientific and medical (ISM) bands. The circuit was fabricated in a 180 nm BiCMOS technology and contains an inter-integrated circuit (I2C) control interface and digital-to-analogue converters. It consumes 87 mW and requires an area of only ≃0.2 mm2.
    No preview · Article · May 2015 · Electronics Letters
  • Jan Dirk Leufker · Corrado Carta · Frank Ellinger
    [Show abstract] [Hide abstract]
    ABSTRACT: This paper presents a 60 GHz differential single-stage power amplifier IC with extrapolated 24.5 dBm output power and 12.9 % power added efficiency at 1 dB compression. The circuit is based on distributed amplification with four parallel cascode stages and power combination with a transformer. It shows a 3 dB gain bandwidth of 12 GHz from 51 GHz to 63 GHz with maximum power gain of 12.3 dB at 58 GHz. It consumes 600 mA from a 3.3 V supply and was fabricated in a 250 nm SiGe BiCMOS technology with peak fT and fmax of 180 GHz and 220 GHz, respectively. The high linearity of the circuit exceeds the capabilities of the available measurement instrumentation. A maximum output power of 16.5 dBm has been observed; extrapolation from the measured data and matching simulated performance allow predicting an output power of 24.5 dBm at 1 dB compression. This value, to the best knowledge of the authors, would be the highest reported to date for 60 GHz silicon power amplifiers.
    No preview · Article · May 2015
  • M. El-Shennawy · N. Joram · F. Ellinger
    [Show abstract] [Hide abstract]
    ABSTRACT: This work addresses the optimization of Fractional-N Phase Locked Loops (Frac-N PLLs) used to produce frequency chirps for Frequency Modulated Continuous Wave (FMCW) radar applications. In a Frac-N PLL, we have two main clock domains which are the reference and the divided clock domains. Clock domain crossings have to be considered during chirp generation to produce highly linear chirps. Moreover, with wideband chirps, integer divide ratio increments during chirp generation may cause transient frequency glitches which also affect the chirp linearity if not taken care of. In this work we propose techniques to address these issues in Frac-N PLLs. The proposed techniques lead to highly linear wideband chirp generation and thus improve the distance calculation accuracy by a factor of 2 and the distance calculation precision by a factor of 1.5.
    No preview · Article · May 2015
  • D. Fritsche · G. Tretter · C. Carta · J.D. Leufker · F. Ellinger
    [Show abstract] [Hide abstract]
    ABSTRACT: The design, analysis, modelling and measurement of transmission lines with very low characteristic impedance in 28 nm bulk CMOS is presented. The so-called zero-Ohm lines are very well suited for power distribution networks and AC shorts in millimetre-wave circuits because of their accurate modelling up to extremely high frequencies and because they do not require metal–insulator–metal capacitors, which are usually not available in digital CMOS processes. Instead, they rely on simple metal structures, which can optionally be enhanced by integrating MOS capacitors. Applying transmission line theory, the lines can be described with models, which are scalable in length and width. Implemented test structures demonstrate a compact line of 450 μm length, which transforms an open circuit to an impedance close to 0 Ω for frequencies above 1 GHz.
    No preview · Article · May 2015 · Electronics Letters

Publication Stats

2k Citations
165.59 Total Impact Points

Institutions

  • 2007-2015
    • Technische Universität Dresden
      • Institut für Angewandte Photophysik
      Dresden, Saxony, Germany
  • 2009
    • Siemens
      München, Bavaria, Germany
  • 2006
    • IBM
      Armonk, New York, United States
  • 2003-2006
    • ETH Zurich
      • Electronics Laboratory
      Zürich, Zurich, Switzerland
    • Hochschule für Technik Zürich
      Zürich, Zurich, Switzerland
  • 1999-2001
    • Eawag: Das Wasserforschungs-Institut des ETH-Bereichs
      Duebendorf, Zurich, Switzerland