Yi Wei

China Jiliang University, Ch’u-chou, Zhejiang Sheng, China

Are you Yi Wei?

Claim your profile

Publications (4)1.25 Total impact

  • Yi Wei · Ji-zhong Shen
    [Show abstract] [Hide abstract]
    ABSTRACT: Due to the negative differential resistance exhibited by resonant tunneling diode (RTD), RTD is suited to implement the threshold gates and increases the functionality of a single gate. Recently, multi-threshold threshold gates (MTTGs) and generalized threshold gates (GTGs) have been proposed, which extend the circuit applications of RTDs. In this paper, a new RTD full adder structure with three logic modules is proposed. Based on this structure, four different adders are built with the combination of different module circuits based on MTTG and GTG. From the simulation results, one of the proposed circuits with GTG structure, namely FA_GG, has the best performance, which reduces 27.7–45.9% power-delay product value in comparison with the previous designs.
    No preview · Article · Jun 2012 · Microelectronics Journal
  • Yi Wei · Ji-zhong Shen
    [Show abstract] [Hide abstract]
    ABSTRACT: Threshold Logic Gate (TLG) is receiving much attention because of its logic versatility and functionally complete. For the circuit design based on TLG, a method is described to determine whether a function is threshold or not with the spectral technology. The weights and threshold can be calculated by spectral coefficients. As for non-threshold function, a novel logic synthesis algorithm is proposed, which can transform non-threshold function to the sum of some threshold functions. Furthermore, any Boolean logic function can be realized by a collection of TLG using the method in this paper. Proposed algorithm provides a method for circuit design of resonant tunneling diode.
    No preview · Article · Jul 2011 · Dianzi Yu Xinxi Xuebao/Journal of Electronics and Information Technology
  • Source
    Yi Wei · Ji-zhong Shen
    [Show abstract] [Hide abstract]
    ABSTRACT: An addition is a fundamental arithmetic operation which is used extensively in many very large-scale integration (VLSI) systems such as application-specific digital signal processing (DSP) and microprocessors. An adder determines the overall performance of the circuits in most of those systems. In this paper we propose a novel 1-bit full adder cell which uses only eight transistors. In this design, three multiplexers and one inverter are applied to minimize the transistor count and reduce power consumption. The power dissipation, propagation delay, and power-delay produced using the new design are analyzed and compared with those of other designs using HSPICE simulations. The results show that the proposed adder has both lower power consumption and a lower power-delay product (PDP) value. The low power and low transistor count make the novel 8T full adder cell a candidate for power-efficient applications. Key wordsFull adder design–Low power–CMOS circuit–Very large-scale integration (VLSI)
    Preview · Article · Jul 2011 · Journal of Zhejiang University: Science C
  • Yi Wei · Ji-Zhong Shen
    [Show abstract] [Hide abstract]
    ABSTRACT: Resonant tunneling diode (RTD) is nowadays considered the most mature type of quantum device which is used in high speed and low-power circuits. This paper presents a novel topology of RTD-based programmable logic gate (PLG) and takes three-variable PLG as an example. Then a realization algorithm is introduced to implement Boolean functions using PLG. They also can be used in nanopipelined architectures as a basic element for the design of complex functions.
    No preview · Article · Jan 2010

Publication Stats

5 Citations
1.25 Total Impact Points


  • 2012
    • China Jiliang University
      Ch’u-chou, Zhejiang Sheng, China
  • 2010-2011
    • Zhejiang University
      • Department of Information Science and Electronic Engineering
      Hangzhou, Zhejiang Sheng, China