Publications (1)0 Total impact

  • J.J. Alter · J.B. Evins · J.L. Davis · D.L. Rooney
    [Show abstract] [Hide abstract]
    ABSTRACT: A programmable radar signal processor architecture is described. It is designed to handle up to a 10-MHz analog/digital sample rate. The architecture consists of a front-end composed of a parallel array of programmable digital signal processing (DSP) devices, which performs the high-speed signal processing functions such as pulse compression, moving target indication, constant false alarm rate processing, etc., and outputs contact reports, to a back-end processor consisting of transputer microprocessors to perform post-detection processing. The processor is being developed to support the Point Defence Demonstration Radar
    No preview · Conference Paper · Apr 1991