Quiyang Li

Seoul National University, Seoul, Seoul, South Korea

Are you Quiyang Li?

Claim your profile

Publications (1)0 Total impact

  • Source
    Di Wu · G. Venkataraman · Jiang Hu · Quiyang Li · R. Mahapatra
    [Show abstract] [Hide abstract]
    ABSTRACT: Increasingly prominent variational effects impose imminent threat to the progress of VLSI technology. This work explores redundancy, which is a well-known fault tolerance technique, for variation tolerance. It is observed that delay variability can be reduced by making redundant paths distributed or less correlated. Based on this observation, a gate splitting methodology is proposed for achieving distributed redundancy. We show how to avoid short circuit and estimate delay in dual-driver nets which are caused by gate splitting. A spin-off gate placement heuristic is developed to minimize redundancy cost. Monte Carlo simulation results on benchmark circuits show that our method can improve timing yield from 59% to 72% with only 03% increase on cell area and 2.2% increase on wirelength on average.
    Full-text · Conference Paper · Dec 2005

Publication Stats

3 Citations

Top Journals


  • 2005
    • Seoul National University
      • Department of Computer Science and Engineering
      Seoul, Seoul, South Korea