Conference Paper

Minimizing register requirements for synchronous circuits derived using software pipelining techniques

DIRO, Montreal Univ., Que., Canada
DOI: 10.1109/ICM.2001.997657 Conference: Microelectronics, 2001. ICM 2001 Proceedings. The 13th International Conference on
Source: IEEE Xplore


A method based on software pipelining has been recently proposed to optimize mono-phase clocked sequential circuits. The resulting circuits are multi-phase clocked sequential circuits, where all clocks have the same period. To preserve functionality of the original circuit, registers must be placed according to a correct schedule. This schedule also ensures maximum throughput. In that method, it is a question of (1) how to determine a schedule that requires the minimum number of registers, and (2) how to place these registers optimally. In this paper, problems (1) and (2) are tackled simultaneously. More precisely, we deal with the problem of determining schedules with the minimum register requirements, where the optimal register placement is done during the schedule determination. To optimally solve that problem, we provide a mixed integer linear program that we use to derive a linear program, which is polynomial-time solvable. Experimental results confirm the effectiveness of the approach, and show that significant reductions of the number of registers can be obtained.

Download full-text


Available from: Yvon Savaria, May 31, 2014
This research doesn't cite any other publications.