Conference Paper

ARIES: using annular ring embedded resistors to set capacitor ESR in power distribution networks

SUN Microsystems Inc., Burlington, MA
DOI: 10.1109/EPEP.2001.967661 Conference: Electrical Performance of Electronic Packaging, 2001
Source: IEEE Xplore


Power-distribution networks need to provide flat low impedance
over a wide band. Bypass capacitors with different values, and
capacitors and planes create resonance peaks, unless the capacitor
parameters are selected properly. Distributed matched bypassing is used
to create a smooth impedance profile. The ESR of ceramic capacitors is
increased by adding embedded annular resistors in series to the

Full-text preview

Available from:
  • Source
    • "However, the module and board decap resistance has a large impact on the damping, if the via resistance is zero [cases a), b) and f) of Fig. 12]. Methods to optimize the power distribution impedance profile by optimization of the decap ESR have been reported in [15] and [16]. Fig. 13 shows the maximum peak noise during 10 deltacycles (seven cycles in case of 3.79 MHz) as a function of Fig. 13. "
    [Show abstract] [Hide abstract]
    ABSTRACT: In this paper, frequency dependencies of delta-I noise caused by variations of the on-chip switching activity have been analyzed by simulations for a complex computer system board with multi-chip module, especially the impact of coincidences with resonances of the power distribution system. The switching frequency and the noise source waveform have been varied in case of a single delta-I step. For repeated delta-I steps the power noise dependencies on the repetition frequency, the duty cycle and the damping of the resonant loop have been analyzed. Simulations using switching current sources for on-chip switching have been confirmed by simulations with switching resistors plus de voltage source. Mid-frequency noise simulations using SPEED2000 and noise voltage measurements yield the same results within 6% for the first and second voltage droops and overshoots, if the real resistance of power/ground vias and module pins are included in the simulation.
    Preview · Article · Jun 2002 · IEEE Transactions on Advanced Packaging
  • [Show abstract] [Hide abstract]
    ABSTRACT: This paper details a method of determining the worst-case excursion of the voltage in a microprocessor power distribution system, taking into account architectural limitations on variations in required current.
    No preview · Conference Paper · Feb 2002
  • [Show abstract] [Hide abstract]
    ABSTRACT: Due to increasing demands on the power delivery networks within current and next-generation computer systems, power integrity has become a leading focus, in addition to signal integrity, in system design. We will present a technology deployed within substrates, interposers, or sockets to enhance core power delivery. Our technology is comprised of a novel integration of decoupling capacitance between the core power nets and ground. This decoupling replaces the numerous decoupling capacitors suboptimally placed on traditional printed circuit boards (PCBs). The net result it lowered power supply noise and increased core power stability, permitting greater semiconductor switching frequency while reducing overall system cost. Studying actual system applications, we compare this technology to a wide range of expensive and largely ineffective decoupling strategies that have been proposed and even deployed, and demonstrate its superiority in both cost and performance.
    No preview · Conference Paper · Jan 2005