SFQ-to-level logic conversion by HTS Josephson drivers for output interface

Fujitsu Ltd., Atsugi, Japan
IEEE Transactions on Applied Superconductivity (Impact Factor: 1.24). 07/2003; 13(2):397 - 400. DOI: 10.1109/TASC.2003.813867
Source: IEEE Xplore


Latching-type driver circuits integrated with high-temperature superconductivity (HTS) junctions and two types of resistor were fabricated. These circuits could successfully perform latching operation by means of a single-flux-quantum (SFQ) signal input. Ramp-edge-type HTS junctions were fabricated by interface engineering and showed a hysteretic current-voltage characteristics under a temperature of 50 K. The critical current (Ic) of these 5-micron-wide junctions was about 0.2 mA and the IcRn product was about 1.7 mV at 4.2 K. The circuits included two types of resistors, which were made of RF-magnetron-sputtered indium-tin-oxide (ITO) and Au films. A driver with a parallel 2-junction-stack could convert an SFQ pulse, which was transformed through several Josephson transmission lines (JTL's) from a DC/SFQ circuit, to a 2.3-mV level signal.

1 Read
  • [Show abstract] [Hide abstract]
    ABSTRACT: We report on a latching-type driver operated at 30 K for the output interface of single-flux-quantum (SFQ) circuits. Ramp-edge-type high-temperature superconductor (HTS) junctions showed only small inherent hysteresis in current–voltage characteristics at a temperature of 30 K. To have hysteresis large enough for latching operation, we chose La-doped YbBaCuO as a counter electrode of an interface modified junction, and used amorphous LaSrAlTaO to form an additional barrier to the interface modified barrier. The junction shunted with optimized capacitance showed sufficiently large hysteresis of 33%, which is as large as that of a non-shunted junction at 4.2 K. We employed 20 kA cm−2 as the critical current density (Jc) of the junction to fabricate dc/SFQ, Josephson transmission lines (JTLs) and the latching driver on the same chip. It is smaller than the optimum current density that gives the smallest punchthrough probability of the junction, which was calculated to be 10−12 for a 30 Gbps ac bias by using the junction parameters at 30 K. However, the probability for Jc of 20 kA cm−2 is still smaller than that of low-temperature semiconductor junctions because of the larger Jc of the HTS junctions. The fabricated latching driver successfully converted the SFQ pulse, which passed through several JTLs from the dc/SFQ circuit, to a 1 mV level signal at 30 K.
    No preview · Article · Nov 2003 · Superconductor Science and Technology
  • [Show abstract] [Hide abstract]
    ABSTRACT: We have investigated and tried to improve the packaging technologies for a bit-error-rate (BER) measurement system for high-T<sub>c</sub> superconducting circuits. Signal cables, test fixture, and magnetic shields were specially designed and assembled for the BER measurement system, taking into account electrical losses, signal reflection, heat inflow, and power consumption of a cryocooler. BER was further improved by changing the way of connection between the semiconductor amplifiers outside the sample vacuum chamber. These improvements led to a BER less than 10<sup>-12</sup> at an output voltage (V<sub>out</sub>) of 1.7 and 2.3 mV for a 50-Ω standard microstrip transmission line and a superconducting microstrip-line to coplanar-waveguide transmission-line converter, respectively. The temperature rise of the test fixture was as low as about 2 K. These values are approximately one order of magnitude smaller than those in the previous measurement system and small enough to be achieved by using superconducting interface circuits. Furthermore, 1-Gb/s operation of a superconducting quantum interference device array-type interface circuit was demonstrated in the BER measurement system at 40 K.
    No preview · Article · Jan 2004 · IEEE Transactions on Applied Superconductivity
  • [Show abstract] [Hide abstract]
    ABSTRACT: The authors evaluated the operation of high-temperature superconducting quantum interference device (SQUID)-array interface circuits (IFCs) with normal-metal control lines. Transimpedance amplification was obtained at an operating speed of 1 Gb/s using a cryocooler. The effect of the number of SQUIDs connected in series and the number of arrays connected in parallel on the level of output from the SQUID-array IFCs was examined by Josephson circuit simulation, and then the effect of statistical spreads of junction characteristics was evaluated by Monte Carlo simulation. It was found that the configuration of two parallel SQUID arrays with 64 SQUIDs gives the highest output when the junction characteristics in the arrays have a certain spread. The authors fabricated the IFCs by using the conventional interface-engineered junction process. The process reproducibility was 100 μA ±25% for junction I<sub>c</sub>, and 3.02 pH ±5% and 2.57 pH ±17% for the sheet inductance of the upper and lower electrodes, respectively. The transimpedance at low frequencies reached 20 and 4 V/A for input levels of 20 and 100 μA, respectively. Output voltages as high as 4.4 mV at 4.2 K and 2.3 mV at 40 K were obtained. Furthermore, an output voltage of 600 μV was obtained for a 1-Gb/s 2<sup>15</sup>-1 pseudo-random binary signal input at 40 K.
    No preview · Article · Apr 2004 · IEEE Transactions on Applied Superconductivity
Show more