This paper presents a new algorithm for the automated synthesis of pseudo-random test patterns generators for Built-In Self Test schemes with a mixed test mode. The experimental results show an opportunity of using the given method on a design stage of circuits producing. In this paper it is shown that an appropriate selection of test pattern generator can significantly reduce the hardware
... [Show full abstract] requirements of deterministic part.