Conference Paper

Input assignment technique for low power circuit testing

May 2008

Conference: VDAT

Authors:

Tapas Maiti

College of engineering and management, kolaghat, India

Santanu Chattopadhyay

Indian Institute of Technology Kharagpur

ResearchGate has not been able to resolve any citations for this publication.

ResearchGate has not been able to resolve any references for this publication.

Article

4-Bit Fast Adder Design: Topology and Layout with Self-Resetting Logic for Low Power VLSI Circuits

January 2011

Uma Ramadass

Article

A Synchronous Super-Regenerative Receiver for UWB Pulse Detection

May 2013 · Information Technology Journal

Super-regenerative receivers have been dedicated for impulse based Ultra Wide Band (UWB) receivers for their simplicity and low power consumption. Our proposed research studies the behavior of super-regenerative receivers at 4.8 GHz and how parameter optimization is carried out to tailor them for UWB signaling. Synchronization issue is handled and system architecture is proposed to fix this issue.

Article

A process/temperature variation tolerant RSSI

December 2012 · Journal of Semiconductors

A low power process/temperature variation-tolerant CMOS received signal strength indicator (RSSI) and limiter amplifier are designed using SMIC 0.13 μm CMOS technology. The limiter uses six-stage amplifier architecture for minimum power consideration. The RSSI has a dynamic range of more than 60 dB, and the RSSI linearity error is within ±0.5 dB for an input power from −65 to −8 dBm. The RSSI ... [Show full abstract] output voltage is from 0.15 to 1 V and the slope of the curve is 14.17 mV/dB. Furthermore, with the compensation circuit, the proposed RSSI shows good temperature independence and robustness against process variation characteristics. The RSSI with an integrated AGC loop draws 1.5 mA (I and Q paths) from a 1.2 V single supply.

Article

Input and output interfaces between RSFQ and semiconductor circuits

November 1999 · Physica C Superconductivity

Superconducting converters between RSFQ subsystems in the return-to-zero (RZ) mode and semiconductor electronics in the non-return-to-zero (NRZ) mode are conceived, simulated (SPICE, CADENCE) and optimized (ABAK) for data transmission at 10 GHz clock frequency and low power dissipation. An error correction scheme with a majority gate is used. RZ-to-NRZ converters with only 21 Josephson junctions ... [Show full abstract] are implemented with the 1 kA/cm2 Niobium technology in Karlsruhe and tested successfully at 4.2 K and 500 MHz. Improvements in fabrication and instrumentation will enable measurements at microwave clock frequencies.

Article

Low power logic BIST with high test effectiveness

November 2013 · IEICE Electronics Express

Excessive test power has been a serious concern in BIST techniques. Shift power consumption can be significantly reduced by increasing the correlation among adjacent test data bits. However, this method may cause fault coverage loss. This paper presents a novel low power BIST scheme that reduces toggle probability of the scan input data while only shifting out part of capture responses for fault ... [Show full abstract] analysis and using the rest of capture responses as new test data. Using part of capture responses as test data can improve uniform distribution of 1 s and 0 s in test stimulus bits and thus result in high test effectiveness. Experimental results on larger benchmark circuits of ISCSAS89 and ITC99 show that the proposed strategy can reduce significantly test power while suppressing test coverage loss.

Conference Paper

Low power complementary-colpitts self-quenched super-regenerative ultra-wideband (UWB) bandpass filt...

July 2008 · IEEE MTT-S International Microwave Symposium digest. IEEE MTT-S International Microwave Symposium

This paper presents the complementary colpitts self-quenched super-regenerative ultra-wideband (UWB) bandpass filter for low power, low cost and medium data rate wireless communication systems. The high gain, large bandwidth and low power consumption are the attractive properties of self-quenched super-regenerative filters for UWB systems. The bandwidth of 1.5 GHz across the central frequency of ... [Show full abstract] 7.5 GHz is measured for complementary colpitts self-quenched super-regenerative filter. The test structure has been implemented on 0.18 mum CMOS technology. The data rate of 10 Mb/s is achieved for detecting -95 dBm signals with power consumption of 1 mW at 1.5 V.

Article

Full-text available

A 7.8mW 5.2% FSK error two-point modulator without calibration

October 2014 · Journal of Circuits, Systems and Computers

A low power phase locked loop (PLL)-based modulator for wireless sensor application is presented in this paper. The modulator adopts two-point modulation architecture in high-pass and low-pass paths of PLL; it modulates the divide ratio through sigma-delta modulator and VCO frequency tuning port simultaneously. An interleave-biased varactor pair is used to linearize the frequency tuning curve of ... [Show full abstract] the VCO. Besides, to achieve the desired frequency deviation of 500 kHz, we use a structure with parallel and serial capacitances in combination with tuning varactors. This topology does not need the minimum size varactor, which is sensitive to process variation and mismatch. Implemented in standard 0.18-mu m CMOS process, the modulator achieves a 5.2% FSK error for 2 Mbps data rate without using any auto-calibration circuit, consuming 7.8-mW power. Loop filter and crystal are the only off-chip components.

View full-text

Article

Full-text available

A Novel Design of Low-Power 1-Bit CMOS Full-Adder Cell using XNOR and MUX

December 2013 · INTERNATIONAL JOURNAL OF MANAGEMENT & INFORMATION TECHNOLOGY

This paper process a novel design for low power 1-bit CMOS full adder using XNOR and MUX, with reduced number of transistors using GDI cell. The circuits were simulated with supply voltage scaling from 1.2V to 0.6V &0.6V to 0.3V. To achieve the desired performance of power delay product, area, capacitance the transistors with low threshold voltage were used at critical paths and high threshold ... [Show full abstract] voltage at non critical paths. The results show the efficiency of the proposed technique in terms of power consumption, delay and area.

View full-text

Article

A High Sensitivity and Low Power Circuit for the Measurement of Abnormal Blood Cell Levels

May 2019 · Journal of Circuits, Systems and Computers

This paper describes a technique to detect blood cell levels based on the time-period modulation of a relaxation oscillator loaded with an Inter-Digitated Capacitor (IDC). A digital readout circuit has been proposed to measure the time-period difference between the two oscillators loaded with samples of healthy and (potentially) unhealthy blood. A prototype circuit was designed in 65-nm CMOS ... [Show full abstract] technology and post-layout simulations show 15.25-aF sensitivity. The total circuit occupies 2,184-[Formula: see text]m ² silicon area and consumes 216[Formula: see text][Formula: see text]A from a 1-V power supply.

Article

Extremely low-loss rectification methodology for low-power vibration energy harvesters

May 2013 · Smart Materials and Structures

Because of its promise for the generation of wireless systems, energy harvesting technology using smart materials is the focus of significant reported effort. Various techniques and methodologies for increasing power extraction have been tested. One of the key issues with the existing techniques is the use of diodes in the harvesting circuits with a typical voltage drop of 0.7 V. Since most of ... [Show full abstract] the smart materials, and other transducers, do not produce large voltage outputs, this voltage drop becomes significant in most applications. Hence, there is a need for designing a rectification method that can convert AC to DC with minimal losses. This paper describes a new mechanical rectification scheme, designed using reed switches, in a full-bridge configuration that shows the capability of working with signals from millivolts to a few hundred volts with extremely low losses. The methodology has been tested for piezoelectric energy harvesters undergoing mechanical excitation.

Article

A Power-Efficient Reconfigurable Amplifier with Crossed Cascode Self-biasing:

July 2016 · International Journal of Electronics Letters

A low power reconfigurable sensing amplifier for biomedical applications is proposed. Two cascode voltages in a telescopic amplifier are provided by using only one floating gate and a symmetrically cross self-biasing scheme. Complementary differential pairs and floating-gate techniques are employed to attain low electronic noise and bandwidth reconfigurability with low power consumption. To ... [Show full abstract] improve linearity in low frequency operation, gate-balanced pseudo resistors are adopted as feedback resistors. The power efficiency is optimized using a 1.8 V supply voltage with 30 nA current consumption in a 100Hz bandwidth setting. The measured noise efficiency factor is 1.88 with 2.81 µVrms integrated input-referred noise. The dynamic range is above 61.7 dB.

Input assignment technique for low power circuit testing

No full-text available

Recommended publications

4-Bit Fast Adder Design: Topology and Layout with Self-Resetting Logic for Low Power VLSI Circuits

A Synchronous Super-Regenerative Receiver for UWB Pulse Detection

A process/temperature variation tolerant RSSI

Input and output interfaces between RSFQ and semiconductor circuits

Low power logic BIST with high test effectiveness

Low power complementary-colpitts self-quenched super-regenerative ultra-wideband (UWB) bandpass filt...

A 7.8mW 5.2% FSK error two-point modulator without calibration

A Novel Design of Low-Power 1-Bit CMOS Full-Adder Cell using XNOR and MUX

A High Sensitivity and Low Power Circuit for the Measurement of Abnormal Blood Cell Levels

Extremely low-loss rectification methodology for low-power vibration energy harvesters

A Power-Efficient Reconfigurable Amplifier with Crossed Cascode Self-biasing:

Low power VLSI sequential circuit architecture using critical race control