Conference Paper

The Vector Experiment For The Rexus 7 and 8 Sounding Rocket

August 2010

Conference: European Space Agency REXUS/BEXUS Results Symposium
At: Bremen, Germany

Authors:

ArianeGroup

Show all 10 authorsHide

This paper presents results and experiences gathered from the VECTOR (Verification of Concepts for Tracking and Orientation) experiment within the REXUS sounding rocket program. A novel dynamic spiral tracking (DST) concept for the tracking of fastmoving objects, such as sounding rockets, is introduced. The method is based on conical motion of the antenna around the vector to its anticipated target as well as the measurement and processing of the received signal strength from the rocket-borne radio transmitter. In addition to the tracking experiment, a hardware implementation of an on-board real-time video compression system for space missions based on the CCSDS standard was tested. In order to meet the specified real-time compression performance, a FPGA hardware implementation was developed.

ResearchGate has not been able to resolve any citations for this publication.

ResearchGate has not been able to resolve any references for this publication.

Article

Fast scheme for arbitrarily resizing of digital image in the compressed domain

June 2003 · IEEE Transactions on Consumer Electronics

Arbitrarily resizing of digital images is needed in many applications, such as transmission of images over communication channels whose bandwidth is varying widely, or display of the pre-encoding program on devices with different resolution. This paper presents a new algorithm, which possesses the capability of arbitrarily image resizing in compressed domain. Experimental results confirm that ... [Show full abstract] this scheme can achieve significant computation cost reduction while maintaining better quality. Hence, it can be efficiently used in standalone image resizing and in transcoding applications which require real-time processing.

Article

Full-text available

Performance improvement on DWT based image compression using reconfigurable platform

January 2014 · International Journal of Applied Engineering Research

This paper deals with image compression using FPGA. Standard JPEG2000 design can be used for both lossy and lossless compression. The key algorithm of the JPEG2000 image compression system is DWT and DCT. Few of the applications of JPEG2000 are natural image, medical image, satellite image. By Effective DCT and DWT Architecture has been proposed, it is hardware requirement of the system is very ... [Show full abstract] high and it is output is low. By implementing DCT and DWT encoder, the entire architecture we have designed is tested on FPGA Platform. The area of power consumption of image is respectively less than 0.99% and 8.95% are implemented. And perform speed is 91.9X for 9/7 filter.

Conference Paper

A fast DCT (Feig's algorithm) implementation and application in MPEG1 video compression

September 1995

We implement a two-dimensional 8×8 fast discrete cosine transform and its inverse by the Feig's algorithm which is recognized the fastest method so far and this algorithm potentially has very wide applications. All the equations are derived in detail. The verification and evaluation are proved by computer simulation. The result of real application in MPEG1 is also presented

Conference Paper

Full-text available

Block-Based Gradient Domain High Dynamic Range Compression Design for Real-Time Applications

September 2007 · Proceedings / ICIP ... International Conference on Image Processing

Due to progress in high dynamic range (HDR) capture technologies, the HDR image or video display on conventional LCD devices has become an important topic. Many tone mapping algorithms are proposed for rendering HDR images on conventional displays, but intensive computation time makes them impractical for video applications. In this paper, we present a real-time block-based gradient domain HDR ... [Show full abstract] compression for image or video applications. The gradient domain HDR compression is selected as our tone mapping scheme for its ability to compress and preserve details. We divide one HDR image/frame into several equal blocks and process each by the modified gradient domain HDR compression. The gradients of smaller magnitudes are attenuated less in each block to maintain local contrast and thus expose details. By solving the Poisson equation on the attenuated gradient field block by block, we are able to reconstruct a low dynamic range image. A real-time Discrete Sine Transform (DST) architecture is proposed and developed to solve the Poisson equation. Our synthesis results show that our DST Poisson solver can run at 50 MHz clock and consume area of 9 mm2 under TSMC 0.18 um technology.

Conference Paper

Realizing high throughput transforms of H.264/AVC

June 2008

This paper presents a novel high-throughput algorithm for the H.264/AVC transforms. The symmetry property of transforms in H.264/AVC has been utilized. The straight forward method merges the conventional two-stage row-column algorithm into one-stage operation. By analysis and comparison, the proposed algorithm consumes less arithmetic operations (additions and shifts) and has less latency delay. ... [Show full abstract] It can complete any type of transforms of H.264/AVC in only one clock cycle. Besides, its regular processing element is reconfigurable. This method is suitable for reconfigurable hardware implementation.

Article

Estudio e implementación de la transformada Wavelet para la compresión de imágenes y video

January 1970

Ricardo José Colom-Palero

La Tesis Doctoral que se presenta ha sido desarrollada dentro del proyecto CICYT con la referencia TIC2000-1151-C07-05 y que lleva por título: "Compresión de Vídeo en Tiempo Real Orientado a Aplicaciones Médicas. Estudio de la Segmentación del Algoritmo de la Transformada Wavelet e Implementación VLSI". En este proyecto se pretende realizar un sistema hardware para la compresión de vídeo en ... [Show full abstract] tiempo real, con la finalidad de poder ser transmitido por intranet o por internet. El proyecto se particulariza para aplicaciones médicas, en las que se requiere utilizar sistemas de compresión sin pérdidas. El uso de los estándares de compresión JPEG y MPEG, en aplicaciones médicas, presentan inconvenientes ya que se basan en la transformada discreta del coseno (DCT). En la presente Tesis Doctoral se realiza un diseño hardware de la transformada wavelet, con el fin de ser utilizado en un sistema de compresión de imágenes y vídeo digital. El diseño pretende ser abierto, modular y escalable, de modo que los parámetros definitivos de la transformada wavelet puedan ser elegidos en función del tipo de imágenes y de los índices de compresión. Así una vez fijados los parámetros el diseño puede ser rápidamente sintetizado e implementado en una FPGA. Las características de reconfigurabilidad de las FPGA permiten la modificación del funcionamiento de la transformada. Previamente a la realización del diseño ha sido necesario realizar un estudio de la transformada wavelet de dos dimensiones, analizando los tipos de filtros que se pueden utilizar, así como cuales son los que proporcionan una mejor relación señal-ruido. Este estudio ha permitido realizar una análisis del número de bits que hacen falta, en cada etapa de la transformada wavelet, para hacer el cálculo utilizando datos del tipo entero.

Conference Paper

Implementation of DCT-domain motion estimation and compensation

November 1998

Hybrid video compression schemes store an entire image for predictive coding. Traditionally, this image is stored in the time domain needing almost 5 Mbit of memory for main-level image format. The amount of storage space can be reduced if the data is stored in the runlength encoding-discrete cosine transform (RLE-DCT) domain, even using the available compression and buffer-control algorithm ... [Show full abstract] to guarantee a storage amount. We show that a hardware implementation is feasible and worthwhile in relation to traditional encoders. Motion estimation is performed by recursive block-matching, at sub-pixel accuracy

Conference Paper

Full-text available

Image compression on FPGA using DCT

August 2009

One of the major building blocks in an image data compression system is the discrete cosine transform or DCT; which can be achieved using specialized algorithms. This paper presents a method to implement the DCT compression technique using the Lee algorithm. Rapid prototyping based on FPGA platform of the Spartan-3E family is used to validate the operation of the described DCT system. This system ... [Show full abstract] offers significant advantages: portability, rapid time to market and real time, continuing parametric change in the DCT transform.

Article

Mathematical formulation of shape-adaptive 2-D transforms

November 2001 · Signal Processing Letters, IEEE

This paper presents a mathematical formulation of shape-adaptive (SA) two-dimensional (2-D) transforms. A generic SA transform is represented by a concatenation of three linear operators that characterize the one-dimensional (1-D) vertical transforms, the alignment of vertical coefficients, and the 1-D horizontal transforms. We state and prove several powerful properties of these operators. The ... [Show full abstract] mathematical formulation described may serve as an important theoretical basis for future developments in the area of object-based video coding.

Conference Paper

Enhanced Performance of H.264 Using FPGA Coprocessors in Video Surveillance

February 2010

As video and image processing design challenges becoming more complex, FPGA based coprocessors are required to boost overall DSP performance. For a High Definition (HD) video compression standard like H.264/AVC, the computational performance required has outstripped what standalone DSPs can provide. This H.264/AVC standard achieves a significant improvement in coding efficiency at the cost of ... [Show full abstract] increased computational complexity and creates a big challenge for efficient hardware and software executions. This paper implements a novel design combining DSP hardware platform with FPGA coprocessor architecture for the H.264/AVC codec in video surveillance environments. The main motivation to go for the FPGA coprocessor approach was the scalability in terms of processing power, cycle count, and better control of logic implementation, high frame rates and enhancement to support HD resolution. A properly architected coprocessor system off-loads a DSP processor and efficiently executes computationally intensive blocks of H.264/AVC like motion estimation, motion compensation modules as part of hardware acceleration in FPGA freeing up more valuable processing power of the DSP system.

Conference Paper

A fuzzy logic approach for the fast approximate computation of image transforms from block JPEG DCT...

May 2016

Computationally efficient implementation of different image processing and analysis algorithms is crucial in many modern real world applications. Several modern visual analytics applications involve processing large amounts of compressed image/video data on restricted hardware resources, in a numerically efficient manner. In this context, the formulation of some image analysis/processing ... [Show full abstract] algorithms in the compressed image/video domain can bring significant benefits in the computational complexity reduction. An important step to image analysis, feature extraction, based on unitary image transforms is addressed in this paper, in a general form. Starting from the fact that in most popular video compression the intraframes are block discrete cosine transform (DCT) encoded, we present and propose a solution to computing any unitary image transform at pixels block level, starting from the DCT coefficients of the block. Since approximate forms of the transforms are often satisfactory, we propose a fuzzy logic system based approach to optimize the computational complexity with minimal loss of image information. The method is exemplified for the case of the Walsh transform, which shows that even the fastest implementation provides (by reconstruction) images of good quality.

Conference Paper

Motion estimation operation implemented in FPGA chips for real-time image compression

February 2001

Motion estimation is a very computational demanding operation during the video compression process, thus special hardware architectures are required to achieve real-time compression performance. Advantages in increasing complexity, density and speed of programmable logic devices will soon allow us to implement this kind of application specific processor within one programmable chip. This paper ... [Show full abstract] evaluates the performance of block matching hardware architectures implemented in Xilinx FPGA. Systolic arrays for a full search algorithm inferred by T. Komarek and P. Pirsch (1989) have been implemented and evaluated in terms of the achieved clock rate and number of occupied FPGA resources. Results show that, with 2D type systolic arrays, it is possible to achieve real-time performance of motion estimation for CIF images even with a moderate capacity (250 k gates) FPGA chip