ArticlePDF Available

Formal Verification of Systems On Chip: Current & Future Directions

August 2003

Authors:

University of Bridgeport

In this tutorial we present the area of formal verification of systems on chips. The paper discuss the following topic: different approaches of formal logic such as first order logic , high order logic , temporal logic. A case study of object-oriented paradigm is presented. A survey of the current research status is presented. The paper concludes with a section on the future directions.

Content uploaded by Khaled Elleithy

Content may be subject to copyright.

ResearchGate has not been able to resolve any citations for this publication.

ResearchGate has not been able to resolve any references for this publication.

Conference Paper

Formal Verification of Systems On Chip: Current & Future Directions

July 2002

Khaled Elleithy

In this tutorial we present the area of formal verification of systems on Chips. The paper discuses the following topics: different approaches of formal logic such as first order bgic, high order logic, temporal logic. A case study of object-oriented paradigm is presented. A survey of the current research status is presented. The paper concludes with a section on the future directions.

Formal verification of DSP VLSI architectures: a tutorial

September 1994

In this tutorial paper the area of formal verification of DSP VLSI architectures is presented. The paper discuses the following topics: production systems, formal logic, the equational approach, and the signal flow graph approach. Each approach is explained using one or more of the currently available systems

View full-text

Conference Paper

Full-text available

A Framework for Reverse Engineering VLSI Chips

April 2003

Reverse engineering process of VLSI chips is a complex operation that can cost from $10,000 for the simplest chips to hundreds of thousands of dollars for complex chips. In this paper we are presenting an overview of the process of reverse engineering of VLSI chips. The paper outlines the steps involved in the process of reverse engineering of chips as well as the different techniques used to ... [Show full abstract] extract the functionality of the chip. Also, the paper presents two case studies of reverse engineering of chips.

View full-text

Article

Full-text available

A Framework for Reverse Engineering VLSI Chips.

January 2003

The reverse engineering process for VLSI chips is a complex operation that can cost from $10,000 for the simplest chips to hundreds of thousands of dollars for complex chips. In this paper, we present an overview of the process of reverse engineering VLSI chips. The paper outlines the steps involved in the process of reverse engineering chips as well as the different techniques used to extract ... [Show full abstract] the functionality of these chips. Furthermore, the paper presents two case studies for reverse engineering VLSI chips.

View full-text

Formal Verification of Systems On Chip: Current & Future Directions

Abstract

Recommended publications

Formal Verification of Systems On Chip: Current & Future Directions

Formal verification of DSP VLSI architectures: a tutorial

A Framework for Reverse Engineering VLSI Chips

A Framework for Reverse Engineering VLSI Chips.