Article

A History of the Continuously Innovative Analog Integrated Circuit

Authors:
To read the full-text of this research, you can request a copy directly from the author.

Abstract

This article chronicles the invention and development of basic analog integrated circuits --Basic Analog Sub-Circuits, Analog Circuit Building Blocks, and Analog Circuit Functional Blocks -- that have become standard techniques for analog IC design. Ian Young

No full-text available

Request Full-text Paper PDF

To read the full-text of this research,
you can request a copy directly from the author.

... UU. en donde ingresó a trabajar en Intel Corporation, empresa en la cual se forjó un gran prestigio en I+D en sistemas de microprocesadores. Su nombre aparece mencionado en la historia mundial del desarrollo de los circuitos analógicos integrados (ver, A History of the Continuously Innovative Analog Integrated Circuit,Young, 2007) 43 .Por otro lado, en el mismo Laboratorio de Ingeniería Eléctrica, investigadores como Pierre E. Schmidt, junto con Mukunda Das (Pennsylvania State University), diseñaban dispositivos MOS-FET los cuales también fueron ...
Chapter
Full-text available
En Venezuela se ha innovado y este libro del ingeniero electricista José Manuel Martínez Cabrero nos recuerda una de las historias olvidadas de la innovación tecnológica venezolana. Lamentablemente, en la sociedad venezolana existe la percepción de que el país ha importado todo lo que se ha necesitado y que los venezolanos no hemos sido capaces de innovar. Pero esta idea, común entre la ciudadanía, no es cierta. Es verdad que en Venezuela se ha innovado poco en tecnología, no obstante, en el siglo XX hay varios ejemplos de innovación tecnológica endógena que mostrar, entre los cuales se encuentra la exitosa experiencia de aprendizaje tecnológico en el Laboratorio de Telecomunicaciones (en adelante Laboratorio) del Centro de Estudios de Telecomunicaciones (CET), de la Compañía Anónima Teléfonos de Venezuela (Cantv). Tres años después de su fundación, el Laboratorio vino a ser dirigido por el ingeniero José Manuel Martínez Cabrero quien en este libro relata la génesis, trayectoria y el desempeño del Laboratorio. Hoy en día, vivimos en un mundo hiperconectado en donde el conocimiento y las capacidades para innovar son factores claves para el desarrollo. Sin embargo, desde principios del siglo XX, Venezuela ha sido un país petrolero-es decir, un país cuya economía está basada en un modelo económico rentista basado en los ingresos petroleros (Mahdavy, 1970). Pero ahora, en el siglo XXI, la transición energética hacia un sistema de energía bajo en carbono avanza rápidamente-aunque este avance, al parecer, no es tan rápido como se desea (World Economic Forum, 2019)-y, a la larga, esta transición hará que el consumo energético sea cada vez más eficiente y que la demanda global de petróleo sea cada vez menor. Para la Venezuela del siglo XXI, el modelo petrolero rentista ya no es una opción para el desarrollo nacional; la sociedad venezolana no podrá subsistir solamente con los ingresos recibidos por la exportación de petróleo. Poco antes de morir, en una trilogía de artículos publicados en El Nacional, bajo el título «¿Tiene futuro nuestra industria petrolera?» (2014), el antiguo directivo de la industria petrolera venezolana, ex-Presidente de las empresas Shell de Venezuela y Maraven, S.A., Alberto Quirós Corradi (1931-2015), concluyó diciendo: «(...) lo que está en juego es el futuro del país porque, hagamos lo que hagamos, los ingresos que producirá el petróleo, por sí solos, no alcanzarán para financiar la recuperación del [país] (…) El ciclo del petróleo en Venezuela se cerró» 33. Para satisfacer una buena parte de nuestras necesidades y contribuir al desarrollo nacional, deberemos entonces crear nuevas fuentes de riqueza. El emprendimiento tecnológico y la innovación tecnológica deberán estar incluidos entre el menú de opciones para la generación de riqueza en Venezuela. Sin embargo, como en el país existe una escasa conciencia histórica sobre nuestra capacidad para hacer innovación tecnológica, estamos en la obligación de dejarle a las generaciones futuras la constancia de lo que se ha realizado y de transmitirle a la sociedad venezolana el mensaje de que la innovación tecnológica entre nosotros sí es posible. Es cierto que la cultura de la innovación no está todavía implantada en el país. Sin embargo, en esta área los venezolanos tenemos alguna experiencia acumulada la cual, aunque modesta, es significativa porque indica que en el pasado fuimos emprendedores e innovadores tecnológicos y que, por lo tanto, en el futuro también podremos serlo.
Book
Full-text available
Este libro trata de contribuir al conocimiento teórico-práctico acerca de las posibilidades reales existentes para el desarrollo de emprendimientos innovaciones en las empresas, en particular las de países en vías de desarrollo. Se hace un recuento de la experiencia del Laboratorio de Telecomunicaciones (Grupo de Investigación y Desarrollo Tecnológico) creado en 1971 en la empresa de telecomunicaciones de Venezuela (CANTV). Se presenta un breve recorrido histórico de las actividades, enfoques y experiencias que un grupo de jóvenes innovadores tuvo que enfrentar para organizarlo y ponerlo en pleno funcionamiento. También se relaciona esta experiencia con el conocimiento actual de la teoría y la práctica de la gestión exitosa de la innovación.
Conference Paper
Full-text available
This paper will report on a 5Msamples/s 9b analog to digital converter in a 3μm CMOS process, which requires 3500 square mils, consumes 18mW, has an Input capacitance of 3pF and uses a fully differential architecture. Digital error correction makes the converter insensitive to comparator offset errors.
Conference Paper
Full-text available
A new technique for successive approximation A/D conversion has been developed. It is amenable to single-chip realization using MOS technology. The charge redistribution approach used requires but two grounded matched capacitors.
Article
Full-text available
Bandpass filters for communications applications are realized using an 80 MHz differential single-stage CMOS operational amplifier and a fully differential identical-resonator elliptic bandpass ladder filter configuration. Experimental results are given for a CMOS sixth-order 260 kHz elliptic bandpass filter with a Q-factor of 40, a clock frequency of 4 MHz, and a power dissipation of 70 mW.
Article
Full-text available
An internally compensated differential operational amplifier is described which has been fabricated using n-channel Al-gate MOS technology. Only enhancement mode devices are used, and the circuit has been designed so that its performance is insensitive to process parameters.
Article
Full-text available
Fifty years ago, in November 1947, John Bardeen and Walter Brattain discovered the transistor on the fourth floor of Building 1 at Bell Labs in Murray Hill, NJ. Fifty years later, the authors are still working with silicon but it is a very different silicon effort. Currently with the silicon optical bench they are trying to integrate optical components the way transistors have been over the last 50 years. So, silicon technology is still progressing. When considering the invention of the transistor, the authors note that the work of Bardeen and Brattain was really a discovery not an invention. At the time they discovered transistor action, they were investigating the nature of surface states and ways to reduce their presence. It was only later that things really became clear as to what was going on. Fifty years later that discovery is celebrated, and the authors present a brief history of the major events and the key people involved
Article
Jean Hoerni of Fairchild Semiconductor was issued U. S. Patent No. 3,025,589 in 1962 for what is now known as "the planar process" for making npn transistors, with all parts interconnected on one plane by a layer of oxide. His work was crucial to Noyce and Kilby's development of the integrated circuit
Article
A computer miniaturization approach using micrologic elements has been described which proposes to yield a reliable logic section suitable for speeds up to 1 Mc/s operating under a full military environment. At the same time this approach proposes to reduce considerably the cost of fabricating a logic section.The term micrologic has been applied to this approach. It is felt that this term better describes the technology of iogic system or subsystem miniaturization than those which refer to the microminiaturization of parts. It is the logic density of the assembled logic section that is of primary concern in logic system miniaturization.The use of a planar process in the assembly of the basically reliable logic function, coupled with the use of deposited circuit intraconnexions, should yield a reliable set of integrated functional blocks. Use of these functional blocks as opposed to individual components in the fabrication of a logic section further increases logic section reliability through the gross reduction in connexions and harness wiring which may be achieved.The manufacturing technique is designed to enable production of micrologic elements at low cost. Furthermore, the simplification of the design and construction of component logic sections using micrologic elements further reduces total system costs. The 1 Mc/s speed characteristics, the ease of logical design with these elements, and the ease of logic section assembly all help to make micrologic elements useful for most routine logic circuit applications.
Article
The effects of diffusion of electrons through a thin p-type layer of germanium have been studied in specimens consisting of two n-type regions with the p-type region interposed. It is found that potentials applied to one n-type region are transmitted by diffusing electrons through the p-type layer although the latter is grounded through an ohmic contact. When one of the p-n junctions is biased to saturation, power gain can be obtained through the device. Used as "n-p-n transistors" these units will operate on currents as low as 10 microamperes and voltages as low as 0.1 volt, have power gains of 50 db, and noise figures of about 10 db at 1000 cps. Their current-voltage characteristics are in good agreement with the diffusion theory.
Conference Paper
Not Available
Conference Paper
An 8b subranging ADC realized in a 3μ silicon gate double poly CMOS process will be described. The ADC uses 31 comparators and is capable of conversion rates to 8MHz. Die size is 126×85 mils.
Conference Paper
Linearity errors of a weighted-capacitor ADC have been corrected, using a simple digital algorithm. A CMOS comparator which resolves 50μV in 500ns, allows this approach to yield a 12b accurate conversion in 22us. Chip area is under 7mm<sup>2</sup>.
Conference Paper
Bandpass filters for communications applications using an 80MHz differential single-stage CMOS opamp and a fully differential idential-resonator elliptic bandpass ladder filter configuration will be reported. Experimental results from a CMOS sixth order 260kHz elliptic bandpass filter with Q of 40, clock frequency of 4MHz and power dissipation of 120mW, will be presented.
Conference Paper
A novel way to obtain a very high accuracy in the bit weighting required for monolithic digital-to-analog (D/A) converters will be described. The new method combines passive division using matched elements with a time division concept, needs no trimming, and is insensitive to element aging. A 12-bit monolithic D/A network with internal reference sources, built as a test circuit, demonstrates the versatility of this new technique. Copyright © 1976 by The Institute of Electrical and Electronics Engineers, Inc.
Conference Paper
A single-chip, auto-zeroing, dual-polarity, single power supply A/D converter will be discussed, citing CMOS amplifier techniques used and performance results.
Conference Paper
A fully integrated analog amplifier which can be used in a variety of applications either as a single element or as a cell in a LSI circuit has been developed for such applications as temperature measurements associated with thermocouples, biomedicine, low-level measurements and A/D converters.
Conference Paper
The development of monolithic D/A converters that indicated some substantial advantages over discrete counter parts will be discussed. Circuits used exhibited improved performance, near-term as well as long-term cost reduction, greater flexibility and broader applications, especially for the military and avionic fields.
Conference Paper
A voltage reference operating from 2-V supplies will be described. The implementation of thermal overload protection, which compensates for problems encountered in putting a series-pass transistor on the chip, will also be covered.
Conference Paper
A survey of recently-discovered integrated-circuit elements will be made, explaining their impact on the design of monolithic operational amplifiers with good DC characteristics, especially low-input current, and faster operating speeds.
Conference Paper
A new and practical inductorless solution to the integration of frequency-selective communication circuits will be described. The design and performance of an integrated phase-locked FM amplifier/demodulator will be discussed.
Conference Paper
Consumer formats such as DVD push the performance of audio D/A converters to higher and higher levels. D/A converters with high dynamic range and low cost are now in demand. Previous ΣΔ D/A converters have used 1b digital modulators with switched-capacitor analog filters. The noise of switched-capacitor filters is limited by thermal KT/C noise, so achieving high-dynamic range requires an impractical amount of on-chip capacitance. The design shown differs in several ways from previous ΣΔ D/A converters. A continuous-time output stage avoids the thermal noise added by reasonable-size switched-capacitor circuits. Continuous-time ΣΔ circuits have several serious problems, including high sensitivity to clock jitter, difficulty in filtering the output waveform, and extreme sensitivity to intersymbol interference in the pulse output waveform. These problems are reduced
Article
In the consideration of the junction transistor as a switch there are three characteristics of primary interest, the open impedance, the closed impedance, and the switching-time. A generalized two-terminal-pair theory of junction transistors is presented which is applicable, on a dc basis, in all regions of operation. Using this theory, the open and closed impedances of the transistor switch are expressible in terms of easily measurable transistor parameters. For the ideal transistor these parameters are the saturation currents of the emitter and collector junctions and the normal and inverted alphas. The transition of the transistor switch from open to closed, or vice versa, is discussed, including the effects of minority carrier storage. This transition can be expressed in analytic form in terms of the alphas and the normal and inverted alpha cut-off frequencies.
Article
Some effects of the dependence of collector barrier (space-charge layer) thickness on collector voltage are analyzed. Transistor base thickness is shown to decrease as collector voltage is increased, resulting in an increase of the current-gain factor (¿) and a decrease in the emitter potential required to maintain any fixed emitter current. These effects are shown to lead to two new elements in the theoretical small-signal equivalent circuit. One, the collector conductance (gc¿), is proportional to emitter current and varies inversely with collector voltage. This term is the dominant component of collector conductance in high-quality junction transistors. The other element, the voltage feedback factor (¿ec), is independent of emitter current, but varies inversely with collector voltage. The latter element is shown to modify the elements of the conventional equivalent tee network.
Article
In the planar design of diodes or transistors, the device is fabricated to its final shape during the diffusion operations, rather than during a mesa operation subsequent to diffusion. The planar process involves the application of a suitable coating on the silicon surface prior to the diffusion operations so that the junctions emerge from the bulk of the material under the coating and are protected from environmental contamination. Two types of devices made by the process will be described: a planar diode and a planar NPN transistor. Dopants used in both cases are boron and phosphorus and the lateral limitation of the diffused layers is obtained by oxide masking of suitable shape. The outstanding property of planar units is the very tight distribution of diode reverse currents over a large sample of units. Values of these currents are in close agreement with those calculated from bulk reverse currents. Life test data indicate improved reliability at high temperature storage over mesa units of similar characteristics. Data on unencapsulated units will also be presented.
Article
The invention of the transistor almost 50 years ago was one of the most important technical developments of this century. It has had profound impact on the way we live and the way we work. The first part of this paper covers the events that led to the discovery of the transistor effect and the invention of the point contact transistor in December of 1947. It continues with the development of the theory of the junction transistor in early 1948 and the fabrication of the first grown junction transistor in 1950. It is fair to say that this event completed the invention of the transistor and developed a fundamental understanding of how it worked. The second part of the paper describes the major hurdles that had to be overcome and the major breakthroughs that had to be made to turn an exciting invention into a far reaching technical innovation. This phase took approximately another 10 years. By that time, high performance, high reliability transistors could be manufactured in large quantity and at low cost. Importantly the foundation had been laid for the invention of the integrated circuit and the dramatic development of the microelectronics industry. The final part of the paper suggests some of the reasons why such an important technological innovation could occur in a relatively short period of time and be such an unqualified success. Finally, there are some comments on how much further this technology can go and when its rapid progress may come to an end
Article
For pt.I see ibid., vol.SC-10, no.6, p.371-9 (1975). Describes techniques for performing A/D conversion compatibly with standard single-channel MOS technology. This second paper describes a two-capacitor successive approximation technique which, in contrast to the first, requires considerably less die area, is inherently monotonic in the presence of capacitor ratio errors, and which operates at somewhat lower conversion rate. Factors affecting accuracy and conversion rate are considered analytically. Experimental results from a monolithic prototype are presented; a resolution of eight bits was achieved with an A/D conversion time of 100 /spl mu/s. Used as a D/A convertor, a settling time of 12.5 /spl mu/s was achieved. The estimated total die size for a completely monolithic version including logic is 5000 mil/SUP 2/.
Article
A monolithic operational amplifier with junction FET inputs in combination with n-p-n bipolar transistors is described. Both dc and small signal analysis of the amplifier are carried out. Electrically the devices are comparable with discrete state-of-the- art p-channel FET's. The circuits are fabricated with a process requiring a single diffusion more than standard techniques. The process is reproducible enough to allow economical fabrication. The amplifier realizes input currents of less than 1 nA, a minimum slewing rate at unity gain of 75 V//spl mu/s and bandwidths in excess of that of any monolithic operational amplifier reported to date.
Article
A sigma-delta digital/analog converter implemented in 0.6-μ CMOS uses a 6-bit modulator together with a segmented noise-shaped scrambling scheme to achieve 113-dB A-weighted dynamic range over a 20-kHz bandwidth. A continuous-time output stage is used to achieve high signal-to-noise ratio in a 9.1-mm<sup>2</sup> die area. The output stage uses a dual return-to-zero circuit that eliminates errors caused by intersymbol interference
Digest of Technical Papers
" Digest of Technical Papers ", IRE Conference on Transistor Circuits, 1955, 1956.
semiconductor translating device having controlled gain
  • shockley
W. Shockley, M. Sparks, "Semiconductor translating device having controlled gain", US Patent 2 623 105, Dec 23, 1952.
Planar silicon devices and transistors, Trans. Electron Devices ED-8
  • J A Hoerni
J.A. Hoerni, Planar silicon devices and transistors, Trans. Electron Devices ED-8 1961, p. 178.
  • W Shockley
  • M Sparks
  • G K Teal
W. Shockley, M. Sparks, G. K. Teal, " P-N Junction Transistors, Phys. Rev. 83, pp. 151-152 July 1951.
Solid- State Micrologic Elements ISSCC Digest of Technical Papers, pp. 10- 11 Feb New Approaches for the Design of Monolithic Operational Amplifiers
  • R Norman
  • J Last
  • I Hass
  • R J Widlar
R. Norman, J. Last, I. Hass, " Solid- State Micrologic Elements, " ISSCC Digest of Technical Papers, pp. 10- 11 Feb. 1960. [11] Fairchild Semiconductor: www.fairchildsemi.com/mediaK- it/history_1964.html [12] R. J. Widlar, " New Approaches for the Design of Monolithic Operational Amplifiers ", ISSCC Digest of Technical Papers, pp. 10-11, Feb. 1969.
New Approaches for the Design of Monolithic Operational Amplifiers
  • R J Widlar
R. J. Widlar, "New Approaches for the Design of Monolithic Operational Amplifiers", ISSCC Digest of Technical Papers, pp. 10-11, Feb. 1969.
  • T Perry
  • D O Pederson
T. Perry, D. O. Pederson, IEEE Spectrum, June 1998, pp. 22-27.
MOS ADC-Filter Combination That Does Not require Precision Analog Components
  • M W Hauser
  • P J Hurst
  • R W Borderson
M. W. Hauser, P. J. Hurst, R. W. Borderson, "MOS ADC-Filter Combination That Does Not require Precision Analog Components", ISSCC Digest of Technical Papers, pp. 80-81, Feb. 1985.