A preview of the PDF is not available
Article: Analysing the Performance of Multi-core Architecture
Abstract and Figures
The advancement in technology has brought immense amount of changes in the design and productivity of applications designed for being used in the personal computers. By implementing greater number of cores to the same chip also results in facing challenges. In this case the challenge that is being faced is the core to core communication as well as the memory in addition to cache coherence. This paper presents a detailed analysis on performance of FFT a divide and conquer algorithm across with the Multi-core architecture with Internal and external network. The architectures are being defined using memory configuration and context configuration with help of Multi2Sim 3.4 simulator. The performance of these architectures have been simulated with Splash 2 Benchmark.
Figures - uploaded by Bibhudatta Sahoo
All figure content in this area was uploaded by Bibhudatta Sahoo
Content may be subject to copyright.