Article

Fabrication of epitaxial CoSi nanowires

Applied Physics Letters (Impact Factor: 3.3). 12/2000; 79(6):824. DOI: 10.1063/1.1390318

ABSTRACT

We have developed a method for fabricating epitaxial CoSi2 nanowires using only conventional optical lithography and standard silicon processing steps. This method was successfully applied to ultrathin epitaxial CoSi2 layers grown on Si(100) and silicon-on-insulator substrates. A nitride mask induces a stress field near its edges into the CoSi2/Si heterostructure and leads to the separation of the CoSi2 layer in this region during a rapid thermal oxidation step. A subsequent etching step and a second oxidation generate highly homogenous silicide wires with dimensions down to 50 nm. (C) 2001 American Institute of Physics.

Download full-text

Full-text

Available from: Qing-Tai Zhao
  • [Show abstract] [Hide abstract]
    ABSTRACT: A new self-assembly patterning method for generation of epitaxial CoSi2 nanostructures was used to fabricate 70 nm gate-length Schottky barrier metal oxide semiconductor field effect transistors (SBMOSFETs) on silicon-on-insulator (SOI) substrates. This technique involves only conventional optical lithography and standard silicon processing steps. It is based on anisotropic diffusion of Co/Si atoms in a strain field during rapid thermal processing. The strain field is generated along the edges of a mask consisting of 20 nm SiO2 and 300 nm Si3N4. Single-crystalline CoSi2 layers grown by molecular beam allotaxy (MBA) on thin SOI substrates were patterned using this technique. During rapid thermal oxinitridation (RTON) of the masked silicide structure, a well defined separation of the silicide layer forms along the edge of the mask. These highly uniform gaps define the channel region of the fabricated device. The separated silicide layers act as metal source and drain. During the RTON-step a 6 nm thin SiO2 is formed on top of the gap which is used as a gate oxide. The SBMOSFETs can be driven as both p-channel and n-channel devices without complementary substrate doping and show good I-V characteristics.
    No preview · Article · Dec 2001 · MRS Online Proceeding Library
  • Source
    [Show abstract] [Hide abstract]
    ABSTRACT: Self-assembled electronic devices, such as quantum dots or switchable molecules, need self-assembled nanowires as connections. We explore the growth of conducting Gd disilicide nanowires at step arrays on Si(111). Atomically smooth wires with large aspect ratios are formed at low coverage and high growth rate (length >1 micron, width 10nm, height 0.6nm). They grow parallel to the steps in the [-1 1 0 ] direction, which is consistent with a lattice match of 0.8% with the a-axis of the hexagonal silicide, together with a large mismatch in all other directions. This mechanism is similar to that observed previously on Si(100). In contrast to Si(100), the wires are always attached to step edges on Si(111) and can thus be grown selectively on regular step arrays. Comment: 3 pages including 4 figures
    Full-text · Article · May 2002 · Nanotechnology
  • Source
    [Show abstract] [Hide abstract]
    ABSTRACT: CoSi -nanostructures were fabricated using a self-assembly process involving local oxidation of silicides 2 (LOCOSI). The nanostructures are generated along the edge of a mask consisting of SiO and Si N , deposited 2 3 4 by plasma enhanced chemical vapor deposition (PECVD) and patterned with conventional optical lithography. The mask induces a stress field near its edges into the underlying CoSi / Si-heterostructure. Rapid thermal 2 oxidation (RTO) leads to the separation of the CoSi layer in this region due to the concomitant anisotropic 2 diffusion of the cobalt atoms in the stress field. Using this method, uniform gaps and narrow wires were produced from 20–30 nm-thick single-crystalline, epitaxial CoSi -layers grown by molecular beam allotaxy 2 (MBA) on conventional Si(100) and silicon-on-insulator (SOI) substrates. These structures with dimensions down to 40 nm can be used as building blocks for nanoscale metal-oxide-semiconductor field effect transistor (MOSFET) devices. We produced 70 nm gate-length Schottky barrier MOSFETs (SBMOSFETs) on SOI using the silicide nanostructures. These devices can be driven as both p-channel and n-channel MOSFETs without complementary substrate doping and show good I–V characteristics.  2002 Elsevier Science B. V. All rights reserved.
    Full-text · Article · Oct 2002 · Microelectronic Engineering
Show more