Conference Paper

A 60-GHz CMOS transmit/receive switch

Univ. of Melbourne, Parkville
DOI: 10.1109/RFIC.2007.380985 Conference: Radio Frequency Integrated Circuits (RFIC) Symposium, 2007 IEEE
Source: IEEE Xplore


A single-pole double-throw (SPDT) transmit/receive switch (T/R switch) operating in the 57-66 GHz band is implemented on a 130-nm CMOS process. The switch exhibits an insertion loss from 4.5 dB to 5.8 dB, an isolation from 24.1 dB to 26 dB, a return loss at antenna port from -9.2 dB to -10.5 dB, and a return loss at Tx/Rx port below -15 dB for the frequency band. With a control voltage of 1.2 V the IP1dB of the switch is 4.1 dBm. The switch features fast switching speed with rise-time and fall-time of 400 ps and 360 ps, respectively. This is the first CMOS T/R switch designed for very short range radio in 60-GHz band.

Download full-text


Available from: Stan Skafidas
  • Source
    • "However, in CMOS technology, the maximum unity current gain frequency is much lower than that of bipolar technology. Therefore, developing the transceiver working at 77 GHz in CMOS is very challenging [9]–[11]. With the motivation to develop a low-cost high-integration radar transceiver, this paper presents a design of a CMOS receiver (Rx) front-end operating in the 76–77-GHz band. "
    [Show abstract] [Hide abstract]
    ABSTRACT: This paper presents the design of a receiver (Rx) front-end for automotive radar application operating at 76-77 GHz. The Rx employs a double conversion architecture, which consists of a five-stage low-noise amplifier (LNA), a sub-harmonic mixer (SHM), and a double-balanced passive mixer (PSM). By adopting this architecture, millimeter-wave frequency synthesizer design can be relaxed. In the LNA layout, the output of each stage is positioned close to the input of the follow stage, thus creating a LC resonance load. As a result, complex interstage matching networks is simplified. The SHM driven by a 38-GHz local oscillator (LO) is adopted to avoid push/pull effect and power consumption of the voltage-controlled oscillator. A PSM is utilized for the second conversion since it consumes no dc current and has low flickering noise. To connect the singled-ended LNA and SHM, a 77-GHz balun is designed; and for driving the SHM, two 38-GHz baluns and an in-phase/quadrature coupler to provide quadrature 38-GHz LO are designed. The proposed Rx is implemented in a 65-nm CMOS technology and measurement results show 16-dB voltage gain and 13-dB calculated noise figure while dissipating 23.5 mA from a black 1.2-V supply.
    Full-text · Article · Oct 2013 · IEEE Transactions on Microwave Theory and Techniques
  • Source
    • "Furthermore, any transistors in series with the signal path can incur a noticeable loss, and a structure that removes series transistors is more suitable. This is the reason that in [6] an L-configuration with corresponding matching networks as depicted in Figure 4(c) is exploited with only one series transistor and two transistors in shunt with the signal path. An ultimate shunt SPDT switch at mm-wave frequencies has the capability to provide lower losses due to the elimination of transistors in series with the signal path. "
    [Show abstract] [Hide abstract]
    ABSTRACT: Transformer-based shunt single pole, double-throw (SPDT) switches are analyzed, and design equations are provided. A mm-wave transformer-based SPDT shunt switch prototype was designed and fabricated in 90 nm digital CMOS process. It has a minimum insertion loss of 3.4 dB at 50 GHz from the single pole to the ON-thru port and a leakage of 19 dB from the single pole to the OFF-thru port. The isolation is 13.7 dB between the two thru ports. Large signal measurements verify that the switch is capable of handling +14 dBm of input power at its 1 dB compression point. The fabricated SPDT switch has a minute active area size of 60 μ m × 60 μ m .
    Full-text · Article · Jul 2012 · International Journal of Microwave Science and Technology
  • Source
    • "In [10], the LC-tuned technique is used to form a CMOS SPDT switch to reduce the effect of the parasitic capacitance, but it only achieves a very narrow bandwidth. The transmission-line integrated switches demonstrate good performance in MMW frequency [8], [11]. Manuscript received July 26, 2009; revised October 28, 2009. "
    [Show abstract] [Hide abstract]
    ABSTRACT: This letter demonstrates a fully integrated transmit/receive single-pole-double-throw switch in standard bulk 90 nm CMOS process. This switch is based on the transmission-line integrated approach that reduces the effect of parasitic capacitance of transistors in the desired band, and this approach can achieve good isolation and return loss with fewer stages of transistors and broad bandwidth. The switch provides an insertion loss of 3-4 dB and a return loss better than 10 dB in 60-110 GHz. The measured isolation is better than 25 dB. The measured 1 dB compression point of input power is 10.5 dBm at 75 GHz. To the best of our knowledge, this is the first CMOS switch operating beyond 100 GHz.
    Preview · Article · Mar 2010 · IEEE Microwave and Wireless Components Letters
Show more