Conference Paper

A radiation hardened reconfigurable FPGA

BAE Syst., Manassas, VA
DOI: 10.1109/AERO.2009.4839506 Conference: Aerospace conference, 2009 IEEE
Source: IEEE Xplore


A new high density, high performance radiation hardened, reconfigurable field programmable gate array (FPGA) is being developed by Achronix Semiconductor and BAE Systems for use in space and other radiation hardened applications. The reconfigurable FPGA fabric architecture utilizes Achronix Semiconductor novel picoPIPE technology and it is being manufactured at BAE Systems using their strategically radiation hardened 150 nm epitaxial bulk CMOS technology, called RH15. Circuits built in RH15 consistently demonstrate megarad total dose hardness and the picoPIPE asynchronous technology has been adapted for use in space with a Redundancy Voting Circuit (RVC) methodology to protect the user circuits from single event effects.

Download full-text


Available from: Steven Danziger, Dec 21, 2015
  • [Show abstract] [Hide abstract]
    ABSTRACT: This paper investigates the potential of emerging asynchronous quasi delay insensitive (a-QDI) logic devices for the realization of high-speed low-power 2D infinite impulse response digital beam filters. Recently proposed raster-scanned hardware architectures based on direct-form I and wave-digital realization are extended to clock-free asynchronous logic using state-of-the-art asynchronous field programmable gate arrays from Achronix Semiconductor. For the specific class of 2D IIR beam filters based on raster-scanned hardware, it is shown using extensive experimental work that direct-form I architectures greatly benefit from the adoption of a-QDI logic over standard clocked (synchronous) digital circuits while wave-digital filters show no difference in performance. To the author's knowledge, the proposed 2D IIR hardware circuits are currently the only available realization of 2D IIR filters in the literature based on the new clock-free a-QDI paradigm.
    No preview · Conference Paper · Jun 2011
  • [Show abstract] [Hide abstract]
    ABSTRACT: An asynchronous implementation of spatially-bandpass 2D IIR frequency-planar digital filter is investigated for obtaining high-speed and low-power digital filter circuits compared to the synchronous implementations. The reduced power consumption and higher speed of operation of the asynchronous architecture has emerging applications in radio-astronomy, space science, radar, and wireless communications. The direct-form-I realization of a 2nd-order spatially-bandpass 2D IIR filter is extended to a clock-free asynchronous implementation using asynchronous FPGAs from Achronix Semiconductor. The experimental results presented here show that the speed of operation of the asynchronous implementation of the spatially-bandpass 2D IIR filter, in direct-form-I, is 31% higher than its synchronous counterpart, for a look-ahead of 4th-order.
    No preview · Conference Paper · Aug 2011
  • [Show abstract] [Hide abstract]
    ABSTRACT: A broadband digital beamforming algorithm is proposed for directional filtering of temporally-broadband bandpass space-time plane-waves at radio frequencies (RFs). The enhancement of desired waves, as well as rejection of undesired interfering plane-waves, is simulated. A systolic- and wavefront-array architecture is proposed for the real-time implementation of second-order spatially-bandpass (SBP) 2-D infinite impulse response (IIR) beam filters having potential applications in broadband beamforming of temporally down-converted RF signals. The higher speed of operation and potentially reduced power consumption of the asynchronous architecture of wavefront-array processors (WAPs) in comparison to the conventional synchronous hardware has emerging applications in radio-astronomy, radar, navigation, space science, cognitive radio, and wireless communications. Further, the bit error rate (BER) performance improvement along with the reduced computational complexity of the 2-D IIR SBP frequency-planar digital filter over digital phased array feed (PAF) beamformer is provided. A nominal BER versus signal-to-interference ratio (SIR) gain of 10-16 dB compared to case where beamforming is not applied, and a gain of 2-3 dB at approximately half the number of parallel multipliers to digital PAF, are observed. The results of application-specific integrated circuit (ASIC) synthesis of the digital filter designs are also presented.
    No preview · Article · Dec 2012 · IEEE Transactions on Very Large Scale Integration (VLSI) Systems