Conference Paper

A comparative study of ULK conduction mechanisms and TDDB characteristics for Cu interconnects with and without CoWP metal cap at 32nm technology

IBM Microelectron., Essex Junction, VT, USA
DOI: 10.1109/IITC.2010.5510693 Conference: Interconnect Technology Conference (IITC), 2010 International
Source: IEEE Xplore


As the current-carrying capability of a copper line is reduced due to interconnect dimension shrinkage, self-aligned CoWP metal-cap has been reported to be helpful to improve degraded electromigration (EM) reliability. However, adoption of this new metal cap in general further exacerbates the already problematic low-k dielectric TDDB reliability at 32nm and beyond. This paper provides a comparative study of ULK conduction mechanisms over a wide range of temperature (30°C to 295°C) and TDDB acceleration kinetics at 125°C for Cu interconnects with and without CoWP metal cap at 32nm technology. It was found that adding CoWP didn't change the fundamental ULK leakage conduction mechanism and TDDB kinetics if its process was optimized. Comparable leakage and TDDB performance were achieved with an optimized CoWP process.

26 Reads
  • [Show abstract] [Hide abstract]
    ABSTRACT: In this paper, we present the results of voltage-ramp dielectric breakdown and time-dependent dielectric breakdown experiments for contact-polysilicon control gate intra-level dielectric stacks. Lifetime distribution and area scaling are discussed statistically with the analysis of global and local space deviations using the electrical method. Optimized process reliability is evaluated by performing a SRAM lifetime test that measures the early life failure rate.
    No preview · Article · Apr 2011
  • [Show abstract] [Hide abstract]
    ABSTRACT: Combining Mn oxide/Ta encapsulation and a self-aligned CuSiN barrier enhanced reliability of both wiring and dielectrics, reducing wiring resistance by 10%, compared with that of a control sample. The CuSiN barrier effectively concentrated Mn, resulting in a composite barrier consisting of Mn oxide, Mn silicate, and MnSiN forming on top of the Cu wiring. Mn concentration is attributed to the large difference in the standard heat of formation between Mn silicide and Cu silicide. The composite barrier that formed on top of the Cu wiring played a critical role in enhancing the reliabilities by suppressing surface Cu self-diffusion, vacancy diffusion, and Cu ion drift under electrical and thermal stresses. Suppressing the surface self-diffusion, for example, increased electromigration lifetime by a factor of 51. This combination technique has an advantage over a previous self-formation of a Mn oxide barrier in terms of reliabilities since the previous technique cannot form such a composite barrier on top of the Cu wiring.
    No preview · Article · Nov 2011 · IEEE Transactions on Electron Devices
  • [Show abstract] [Hide abstract]
    ABSTRACT: Dielectric breakdown in low-k dielectrics is considered one of the major reliability concerns in advanced CMOS process development. The concerns have arisen because of a number of factors: (1) a generally relentless development pace is necessary for interconnect dimensional scaling to meet projected performance needs; (2) a dual-damascene metallization scheme is a difficult process and integration challenge when combined with scaling demands; (3) new dielectric materials need to be incorporated into the back-end-of-line (BEOL) stack to address performance requirements; and (4) advances and improvements associated with new insights into the breakdown physics of BEOL dielectrics identified with dual-damascene integration of low-k materials require careful reassessment of overall interconnect reliability. These concerns|–|along with the underlying detailed list of specifications that will need to be addressed for such concerns|–|pose a formidable challenge to those who are presently developing such advanced technologies. This chapter describes both the present understanding about dielectric breakdown in Cu/low-k interconnect systems and dielectric reliability challenges that remain as advanced interconnects approach sub-32 nm dimensions.
    No preview · Chapter · Feb 2012