Conference Paper

Vertically Integrated Circuits at Fermilab

Electr. Eng. Dept., Fermi Nat. Accel. Lab., Batavia, IL, USA
DOI: 10.1109/NSSMIC.2009.5402167 Conference: Nuclear Science Symposium Conference Record (NSS/MIC), 2009 IEEE
Source: IEEE Xplore


The exploration of the vertically integrated circuits, also commonly known as 3D-IC technology, for applications in radiation detection started at Fermilab in 2006. This paper examines the opportunities that vertical integration offers by looking at various 3D designs that have been completed by Fermilab. The emphasis is on opportunities that are presented by through silicon vias (TSV), wafer and circuit thinning and finally fusion bonding techniques to replace conventional bump bonding. Early work by Fermilab has led to an international consortium for the development of 3D-IC circuits for High Energy Physics. The consortium has submitted over 25 different designs for the Fermilab organized MPW run organized for the first time.

Download full-text


Available from: Marcel Trimpl, Aug 26, 2014
  • Source
    • "We have also used the Ziptronix oxide bonding process with imbedded metal to mate BTeV FPiX ROIC wafers to sensors fabricated at MIT-Lincoln Labs. We have also sponsored a two-tier 0.13 micron CMOS 3D IC run with Tezzaron/Global Foundries [12]. That run encountered numerous difficulties [13]. "
    [Show abstract] [Hide abstract]
    ABSTRACT: We describe a project to demonstrate fully active sensor/readout chip tiles which can be assembled into large area arrays with good yield and minimal dead area. Such tiles can be used as building blocks for next generation trackers, such as the tracking trigger system for CMS in LHC, or for precise, low mass pixelated sensors.
    Preview · Article · Dec 2012 · Journal of Instrumentation
  • Source
    • "Two tiers are face-toface interconnected with surface pad interconnections, while access to wire-bond and bump-bond pads is made with through-silicon via (TSV). Our present technology is via-first with chip-to-chip Cu-Cu thermo-compression bond interface developed by Tezzaron-Chartered In order to share the prices, a MPW run has been organized by an international multiproject 3-D-IC consortium driven by FERMILAB [5] and strong participation of European High Energy Physics institutes from France, Italy and Germany. Two intermediate stages are foreseen before full scale FE-TC4 chip design. "
    [Show abstract] [Hide abstract]
    ABSTRACT: Vertex detectors for High Energy Physics experiments require pixel detectors featuring high spatial resolution, very good signal to noise ratio and radiation hardness. A way to face new challenges of ATLAS/SLHC future hybrid pixel vertex detectors is to use the emerging 3-D Integrated Technologies. However, commercial offers of such technologies are only very few and the 3-D designer's choice is then hardly constrained. Moreover, as radiation hardness and specially SEU tolerance of configuration registers is a crucial issue for SLHC vertex detectors and, as commercial data on this point are always missing, a reliable qualification program is to be developed for any candidate technology. We will present the design and test (including radiation tests with 70 kV, 60W X-Ray source and 24 GeV protons) of Chartered, 130nm Low Power 2-D chips realized for this qualification.
    Full-text · Article · Jan 2010 · IEEE Nuclear Science Symposium conference record. Nuclear Science Symposium
  • [Show abstract] [Hide abstract]
    ABSTRACT: We report on the design of the VIPIC IC (Vertically Integrated Pixel Imaging Chip) designed for X-ray Photon Correlation Spectroscopy (XPCS) experiments by FNAL in collaboration with AGH-UST. The VIPIC chip is a prototype matrix with 64 × 64 pixels with 80 μm × 80 μm pixel size and consists of two layers: analog and digital. The single analog pixel cell consists of a charge sensitive amplifier, a shaper, a single current discriminator and trim DACs. The simulated gain is 52 μV/e<sup>-</sup>, the noise ENC <; 150 e<sup>-</sup> rms (with C<sub>det</sub>= 100 fF) and the peaking time t<sub>p</sub> <; 250 ns. The power consumption is 25 μW/pixel in the analog part. The digital layer of the VIPIC integrated circuit is divided into 16 readout groups of pixels read out in parallel via separate serial ports with nominal frequency of the 100 MHz clock using the LVDS standard. The readout within each group is zero-suppressed. The sparsification scheme (addresses of hit pixels only) allows a dead-time free readout.
    No preview · Conference Paper · Dec 2010
Show more