A Novel Soft Error Detection and Correction Circuit for Embedded Reconfigurable Systems

IEEE embedded systems letters 09/2011; 3(3):89-92. DOI: 10.1109/LES.2011.2167213
Source: DBLP


As the size of integrated circuits has reached the nanoscale, embedded memories are more sensitive to single-event upsets (SEUs) or double-event upsets (DEUs), due to their low threshold voltage. In particular, reconfigurable systems, con- taining a large number of configuration memories to implement customer circuits, are more likely to suffer from soft errors caused by SEUs and DEUs. In this letter, we develop a Hamming code based error detection and correction (EDAC) circuit that can protect the configuration memory of a reconfigurable device from SEUs. Evaluation reveals that compared to the conventional triple modular redundancy (TMR) protected field-programmable gate array (FPGA) tile, the proposed EDAC protected FPGA tile shows about 2.3 times better dependability on the influence of DEUs. Moreover, as the FPGA array size increases, the dependability advantage of EDAC increases exponentially. The main drawback of EDAC is that it has about 1.6 times greater area overhead than TMR.

10 Reads
  • [Show abstract] [Hide abstract]
    ABSTRACT: Soft errors in the configuration memory of SRAM-based FPGAs cause significant and remanent application disturbances. Typical mitigation techniques induce large overheads in terms of resource usage and power consumption. We propose a new approach achieving efficient trade-offs between robustness and overheads, applied to the internal architecture of commercial AT40K devices.
    No preview · Conference Paper · Feb 2012
  • [Show abstract] [Hide abstract]
    ABSTRACT: Despite widespread use of SRAM-based reconfigurable devices (SRDs) in mainstream applications, their usage has been very limited in enterprise and safety-critical applications due to SRAM susceptibility to soft errors. Previous mitigation techniques to protect SRDs impose significant area and power overheads. Additionally, they suffer from susceptibility of configuration bits to multiple bit upsets (MBUs). In this paper, we present a highly available fault-tolerant architecture to protect SRD-based designs against MBUs in both configuration and user bits. In the proposed architecture, the entire design is duplicated with respect to the relative locations of logic blocks within the SRD and the main and replica flip-flops (FFs) are compared at each clock cycle to detect any possible mismatch. In addition, the unused FFs available throughout SRDs are employed as history FFs to save the latest correct state of the system. Upon detection of any mismatch between the main and replica FFs, the system is able to roll back to the latest correct state stored in the history FFs. The simulation results extracted using fault injection experiments demonstrate that the proposed architecture provides both higher reliability and availability, as compared with the traditional triple modular redundancy techniques, while offering less area and power overheads.
    No preview · Article · Mar 2013 · IEEE Transactions on Device and Materials Reliability
  • [Show abstract] [Hide abstract]
    ABSTRACT: Advanced interconnected electronic systems play crucial roles in recent vehicle generations and have resulted in a significant increase of mileage and the introduction of several novel automotive features. For complex driver assistance applications, FPGAs have started to replace established embedded or signal processors, providing high-performance processing capabilities at modest energy consumption. However, their certification in safety-critical applications is a challenging task, which is due to their internal configuration memory-based computer architecture, requiring adapted analysis and error mitigation approaches. Using a recommended automotive safety analysis technique, this paper evaluates a generic in-vehicle FPGA-based computer platform regarding its certification limitations in automotive context. A suitable configuration memory safety concept for applications with highest safety integrity levels is then developed by combining established error mitigation mechanisms, which are also evaluated experimentally on an automotive prototyping platform. The obtained concept supports the execution of safety-critical applications on reconfigurable logic and proposes a viable certification path for automotive FPGAs considering recent safety standards.
    No preview · Conference Paper · Dec 2013