A statement based parallelizing framework for processor-in-memory architectures
Department of Electrical Engineering, National Sun Yat-sen University, Kaohsiung, Taiwan, R.O.C. Information Processing Letters
(Impact Factor: 0.55).
02/2003; 85(3):159-163. DOI: 10.1016/S0020-0190(02)00353-8
A statement based parallelizing framework for processor-in-memory architectures was discussed. The Statement-Analysis-Grouping-Evaluation (SAGE) system was proposed to analyze the source program, generate a Weight Partition Dependence Graph (WPG), determine the weight of each block, and then dispatch the most suitable jobs to the host and memory processors. Results showed that quite good speedup was obtained, which even exceeded the computation capability ratio in 1-host and 1-memory processors environment.
Available from: wseas.us
- "The benefits of statement-based approach are described in . Based on our original SAGE system , COSPIM operates in several phases. The first is to decompose the source application into several blocks which contain minimal number of statements in a loop. "
[Show abstract] [Hide abstract]
ABSTRACT: Processor-in-memory is a new class of computer architecture designed for reducing the performance gap between the processor and the memory. This architecture provides a tightly-coupled heterogeneous environment by integrating different processors in a system. An efficient parallelization and optimization mechanism is necessary for this system to transform the existed applications to achieve better performance. In this paper, we propose a comprehensive framework, COSPIM, based on the statement viewpoint in our early SAGE system. It integrates program decomposition, ETC (expected time to compute) evaluation and scheduling mechanisms together. We describe how COSPIM splits statements and produces schedule to execute on the host processor and the coprocessor simultaneously. The experimental results of this approach are also discussed.
[Show abstract] [Hide abstract]
ABSTRACT: Continuous improvements in semiconductor technology are supporting new classes of multi-processor system-on-a-chip (MPSoC) architectures that combine extensive processing logic with high-density memory. Such architectures are generally colled processor-in-memory (PIM) or intelligent memory (I-RAM) and can support high-performance computing by reducing the performance gap between the processor and the memory. The PIM architecture combines various processors in a single chip. These processors are characterized by their computation, memory-access, and power consumption capabilities. Therefore, a novel parallelizing system, SAGE II, has be developed to identify their capabilities and dispatch the most appropriate jobs to them in order to exploit the advantages of PIM architectures. This paper provides a new low-power transformation mechanism, called performance-oriented energy reduction scheduling (POERS), to extend the capability of SAGE II system. It can reduce the energy consumption for the processor-in-memory system without losing execution performance. The detailed POERS transformation technique is presented later. The experimental results of several benchmarks are also discussed.
Data provided are for informational purposes only. Although carefully collected, accuracy cannot be guaranteed. The impact factor represents a rough estimation of the journal's impact factor and does not reflect the actual current impact factor. Publisher conditions are provided by RoMEO. Differing provisions from the publisher's actual policy or licence agreement may be applicable.