subthreshold SRAM bit cell topologies for ultra low power applications

Mahipal Durgapally
II YEAR, MTech
VLSI System Design
Padmasri Dr B V Raju Institute Of Technology
Narsapur, Medak Dt

T.Vasu Deva Reddy
Associate professor
Dept of ECE
Padmasri Dr B V Raju Institute Of Technology
Narsapur, Medak Dt

Abstract—Ultra Low Power is one of the major concern in VLSI Industry recent years. One of the technique which used to improve the concept is Sub-threshold Logic Design. A Number of researchers considering this technique for developing ultra low power applications. The proposed paper is using Sub-threshold logic design for memory devices such as SRAM and observed the power consumption, leakage power and delay for different SRAM Bit Cells like 6T, 8T, 9T and 10T. It’s used High Vth NMOS for reducing the power consumption and leakage power[1]. The comparative result between different SRAM Bit cells showing the percentage of reduction of power consumption and leakage power is improved in 8T SRAM and delay in 9T SRAM than that of 6T SRAM. The different technology libraries like 90nm, 45nm have been used for these SRAM bit cells design and analysis. CADENCE VIRTUOSO schematic editor is used for circuit design and analysis.

Index Terms—Low Leakage, Low Power, SRAM, Sub-Threshold, Weak inversion.

1 INTRODUCTION

The Digital sub-threshold circuit design has become a very promising method for ultra-low power applications. Circuits operating in the sub-threshold region utilize a supply voltage (VDD) that is close to or even less than the threshold voltages (Vth) of the transistors. This low VDD operation results in ultra low-power dissipation. The circuit operating from strong inversion, moderate inversion regions to weak inversion region can be known as sub-threshold operating region[2].

SRAMs comprise a significant percentage of the total area and total power for many digital chips. SRAM leakage can dominate total chip leakage. Lowering VDD for SRAM saves leakage power and access energy[3]. 6T-SRAM read and writes operations depend on static noise margin (SNM). Write operation is successful if bitcell becomes monostable and SNM value is negative. Read operation can be done if WL is ‘1’ & BL precharged to ‘1’.

Sub-threshold SRAM provides an advantage in minimizing total memory energy consumption and providing compatibility with minimum-energy sub-threshold logic.

2 BASIC SRAM BIT CELL DESIGN

Fig.1 shows the standard 6T SRAM bitcell. It consist of two cross coupled inverters made up of M1,M3,M4,M6 and access transistors M2,M5[3]. the WORDLINE(WL) is connected to the gate terminal of an access transistors and BITLINE(BL) is connected to the drain terminal. WL is used to select the cell for accessing the transistor for operating the bit cell and BLs are used to perform the read and write operation. The written data is stored at the node ‘Q’ and its complement at the node ‘QB’[3].

A. Write Mode

The proper write operation can be done successfully by consideration of Aspect ratio(W/L) of nMOS and pMOS. in sizing of transistors in SRAM bit cell nMOS should win the ratio fight with pMOS. if we want to write data’1’ making the WL=1 and one of the bitline keeping High i.e BL=1 and BLB=0 then the value is been written as ‘1’ at nodeQ and its complement at nodeQB.

B. Read Mode

the read operation can be done by precharging the Bitlines i.e BL=BLB=1 and now making the WL=1. then one of the Bitline is making low value. the read value can be observed by using Sense Amplifier.

3 SUBTHRESHOLD SRAM BITCELL DESIGN

This paper explores the design of SRAM cell with alternative Bitcells like 6T, 8T, 9T and 10T. the design of bitcells are used High Vth nMOS transistors for reducing the Leakage Power[1]. the ratio’s of nMOS and pMOS are maintained with design considerations. the Drive transistors(M1,M4) should be stronger than that of Access transistors(M2,M5) to minimize the disturbance in the READ MODE. and in the WRITE MODE Access transistors should be stronger than Load transis-
tors (M3,M6) for successful write operation.

A. 8T Subthreshold SRAM Cell

The Fig.3 shows 8T SRAM bit cell is designed with two sleep transistors connected as pull down transistors[5] to achieve the low power design. to write '1' into SRAM cell the WL is asserted and BL is made High and BLB is Low. to write '0' BL is low and BLB keeping high. the values of '0'or'1' can be stored at node Q and its complement at node QB. reading the stored value at nodeQ by precharging operation. after precharging the BitLines (BL=BLB=1) asserting the WL and pulling down the one of the BitLine low.

B. 9T Subthreshold SRAM Cell

The Fig.4 shows proposed 9T SRAM bitcell is for simultaneously reducing leakage power and enhancing data stability. The upper sub-circuit of the memory cell is essentially same 6T SRAM cell. The two write access transistors (M2,M5) are controlled by a write signal (WL). The data is stored within this upper memory sub-circuit. The lower sub-circuit of the new cell is composed of the bitline access transistors (M7,M8) and the read access transistor (M9). The operations of M7 and M8 are controlled by the data stored in the cell. M9 is controlled by a separate read signal(RD)[4].in write operation WL is asserted and making High and Read signal RD is maintained low. now access transistors(M2,M5) are turned ON, then the data can be stored at nodeQ, and this data can be Read by asserting read signal RD to high and WL to low.

C. 10T Subthreshold SRAM Cell

The Fig.5 shows 10T SRAM Bitcell is designed with latch and two pass transistors. in design the high Vth nMOS transistors are used to reduce the bitline leakage in read mode and hold mode. the operation is used two word lines.

The separate WL and W_WL are used for accessing the access transistors and drive transistors respectively. WL is used for write operation and W_WL is used for controlling the storage node transistors. RWL is used for improve read operation[1].

D. Performance Characteristics

The operation characteristics for READ and WRITE modes has been shown for proposed 8T SRAM bit cell for supply voltages VDD 0.8V(Fig.6) and 0.2V Fig.7 shows performance characteristics of 8T SRAM Bit Cell for WRITE and Fig.8 is for READ mode in subthreshold region.

---

**4 SIMULATION RESULTS OF ALTERNATIVE SRAM BIT CELLS**

This paper explores the different SRAM bit cell design, operations and analysis of different parameters like power consumption, leakage power and delay in the sub threshold region. the measurements have been observed over the range of voltages 0.8V down to the sub threshold region in 90NM and
45NM technologies comparisons of all the bit cells for measurement parameters have been shown with respect to technologies[7].

**Fig.7** performance characteristics of 8T SRAM CELL for write mode for VDD 0.2V

**Fig.8** performance characteristics of 8T SRAM CELL for read mode for VDD 0.2V

**A.** Performance characteristics of various SRAM BIT CELLS in 90nm technology in 90nm technology the parameters like power consumption, leakage power and delay are shown below (Fig9-11) power consumption and leakage power has been reducing by by reducing the supply voltage VDD from 0.8 to 0.2v where delay is increasing. **B.** Performance characteristics of various SRAM BIT CELLS in 45nm technology in 45nm technology it performs same as 90nm technology but it showing the variation in delay, power consumption and leakage power has been reducing by reducing the supply voltage VDD from 0.8 to 0.2v where delay is increasing.

**Fig.9** power consumption for write and read mode

**Fig.10** leakage power for various SRAM bit cells

C. comparison of technological versions Vs parameters in subthreshold...
• 90nm technology at supply voltage 0.2v:

<table>
<thead>
<tr>
<th>Parameters</th>
<th>6T</th>
<th>8T</th>
<th>9T</th>
<th>10T</th>
</tr>
</thead>
<tbody>
<tr>
<td>power consumption</td>
<td>2.215</td>
<td>1.777</td>
<td>6.829</td>
<td>6.276</td>
</tr>
<tr>
<td>(nw)</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>leakage power</td>
<td>1.241nW</td>
<td>453.9pW</td>
<td>1.009nW</td>
<td>1.13nW</td>
</tr>
<tr>
<td>delay(nsec)</td>
<td>1.93</td>
<td>1.973</td>
<td>1.841</td>
<td>1.971</td>
</tr>
</tbody>
</table>

• 45nm technology at supply voltage 0.25v:

<table>
<thead>
<tr>
<th>Parameters</th>
<th>6T</th>
<th>8T</th>
<th>9T</th>
<th>10T</th>
</tr>
</thead>
<tbody>
<tr>
<td>power consumption</td>
<td>113.8</td>
<td>103.9</td>
<td>165.2</td>
<td>145.9</td>
</tr>
<tr>
<td>(pw)</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>leakage power</td>
<td>26.11</td>
<td>17.02</td>
<td>19.01</td>
<td>26.02</td>
</tr>
<tr>
<td>delay(psec)</td>
<td>11.99</td>
<td>63.43</td>
<td>2.541</td>
<td>54.05</td>
</tr>
</tbody>
</table>

6. Acknowledgments

Mahipal is a research student pursuing M.Tech system design. He completed B.Tech from JNTUH, Hyderabad. His area of interest is low power VLSI design & logic circuit design.

T.V. Vasudeva Reddy was born in 2nd Feb 1979. He received his B.Tech from Madras University, Tamilnadu in 2002 and M.Tech from JNTU Hyderabad, AP in 2008. He is currently working as an associate professor in electronics & communication engineering in Padmasri Dr B V Raju Institute Of Technology, Narsapur, Medak, DT. Currently, he is pursuing his Ph.D on the topic of low power memory cell design. His research interests are low power VLSI design.

6. Conclusion

The paper has been shown that the comparative results of power consumption, leakage power and delay for both read and write modes of operations in various technologies such as 90nm and 45nm with various SRAM Bit cells. It was observed that the leakage power and the power consumption is reduced in 8T SRAM Bit cell and delay is reduced in 9T SRAM Bit cell than 6T SRAM Bit cell. In subthreshold region it was observed that the standard SRAM bit cell performance is given less priority than 8T and 9T SRAM bit cells. The leakage power is reduced by using the high Vth nMOS transistors.

Acknowledgment

The authors wish to thank A, B, C. This work was supported in part by a grant from XYZ.

References


[2] David J. Comer, Senior Member, IEEE, and Donald T. Comer “Operation of Analog MOS Circuits in the Weak or Moderate Inversion Region” IEEE TRANSACTIONS ON EDUCATION, VOL. 47, NO. 4, NOVEMBER 2004


