
Vasudevareddy TatiparthiBVRIT | BVRIT · Department of Electronics and Communication Engineering
Vasudevareddy Tatiparthi
M.Tech Ph.D
About
11
Publications
6,172
Reads
How we measure 'reads'
A 'read' is counted each time someone views a publication summary (such as the title, abstract, and list of authors), clicks on a figure, or views or downloads the full-text. Learn more
7
Citations
Citations since 2017
Introduction
Dr Tatiparthi Vasudevareddy currently works at the Department of Electronics and Communication Engineering, BVRIT. Vasudevareddy does research in Engineering Education and Electronic Engineering. Their current project is 'MEMS device level modelling.
Skills and Expertise
Publications
Publications (11)
Kids may not show interest in the present conventional system of learning and teaching methods and may not focus. To enhance the existing methods we propose an approach “DIGI SLATE” which teaches them in a passionate way. where they can
trace alpha numeric’s on a touch panel under which the led board is placed, where the alpha numeric’s are display...
The wide utilization & acceptance of low power devices leads to drastic growth in the miniaturization of electronic.The performance of these low power devices on par with the efficiency, But the limitations of the devices are only power and delay, as the devices are operating under the sub threshold operations. SRAM is one of the major component in...
As technology is increasing rapidly, the usage of low power devices has become more usable. One among such is transmission gate 8T SRAM. Static random access memory has now a day's become an important feature in the VLSI chip design. SRAM has become a sustainable research due to its fast development for low power. Static random access memory plays...
Abstract: Built-In Self-Repair (BISR) with Redundancy is
an effective yield enhancement strategy for embedded
memories. This paper proposes an efficient BISR strategy
which consists of a Built-In Self-Test (BIST) module, a
Built-In Address -Analysis (BIAA) module and a
Multiplexer (MUX) module. The BISR is designed flexible
that it can provide four...
This paper provides an overview of the security in the System Architecture Evolution
(SAE) / Long-Term Evolution (LTE) system. Security is an integral part of SAE/LTE with
improvements over the Third Generation (3G) system. This paper reviews the SAE/LTE system
architecture, and discusses the security requirements, algorithms, Authentication and Ke...
This paper demonstrates the design of low voltage, low power CMOS op-amp using DTMOS technique for low-power applications. The design goal is to achieve high gain, phase margin and minimum power dissipation at lower supply voltage. DTMOS transistor is proposed in this paper for the design of op-amp which replaces the normal CMOS transistors for des...
Ultra Low Power is one of the major concern in VLSI Industry recent years. One of the technique which used to improve the concept is Sub-threshold Logic Design. A Number of researchers considering this technique for developing ultra low power applications. The proposed paper is using Sub-threshold logic design for memory devices such as SRAM and ob...
FPGA based solutions become more common in embedded systems these days. These systems need to communicate with external world. Considering high-speed and popularity of Ethernet communication, developing a reliable real-time Ethernet component inside FPGA is of special value. To that end, we present a new solution for FPGA Gigabit Ethernet communica...
Questions
Questions (2)
I am a bit confused at what are the parameters that can vary by changing the technology from 45 to 32nm of 6T SRAM design technology??
and also what are the parameters that can vary by changing the technology from 45 to 32nm of 8T SRAM design technology??
let me know if anyone can???