Taking Advantage of Within-Die Delay-Variation to Reduce Cache Leakage Power Using Additional Cache-Ways

Maziar Goudarzi†, Tadayuki Matsumura†, Tohru Ishihara†
† System LSI Research Center, ‡Graduate School of Information Science and Electrical Engineering, Kyushu University, Fukuoka, Japan
{goudarzi, ishihara}@slrc.kyushu-u.ac.jp matsumura@c.csce.kyushu-u.ac.jp

Abstract

Leakage power, especially in cache memories, is dominating total power consumption of processor-based embedded systems. By choosing a higher threshold voltage, SRAM leakage can be exponentially reduced in return for lower speed. Since SRAM cells in the same cache have different delays in nanometer technologies due to within-die process variation, not all of the cells violate the cache delay. However, since timing-violating cells are randomly distributed over the cache, row/column redundancies are inefficient. We propose to add extra cache-way(s) to replace slow cache-lines separately in each cache-set. In a commercial 90nm process, our technique can reduce leakage power by up to 54% which, depending on the share of leakage in total cache power, translates to 25.36% and 53.37% reduction of total energy respectively in L1 and L2 cache by adding two spare ways to a 4-way set-associative cache with no performance penalty.

1 Introduction

The share of leakage in total power consumption of cache memories increases with every new technology node. In addition, leakage exponentially increases with temperature. The naïve solution to exponentially reduce leakage power is to use higher threshold voltage ($V_{th}$) and/or gate-oxide thickness ($T_{ox}$), but this slows down the SRAM cells speed. Another effect, which is increasingly more pronounced in sub-90nm processes, is random within-die variation in SRAM delay; these variations generally follow Gaussian distribution [1]. In the absence of such variations, all SRAM cells have the same delay which also defines the cache delay. But in presence of random within-die delay variation, the cache delay has to be farther from the mean delay of SRAM cells so as to obtain a reasonable timing-yield for the cache-containing chip. In such case, at higher $V_{th}$ and/or $T_{ox}$, only a subset of the cells (which are randomly distributed over the cache) violate the target cache delay; we use extra cache-ways to compensate for them.

Several previous works address improving cache-memory timing-yield in presence of process variation by proposing process-tolerant cache architectures [1], [2] and code-placement compiler techniques [3], but they actually reduce the useful capacity of the cache by marking and avoiding to use too-slow cache lines. Although [3] provides a solution to mitigate the performance impact, it demands a per-chip different binary executable. Several other researches address cache power reduction by reducing dynamic power [4], [5] or static power [6], [7], but these do not consider process-variation effects and the corresponding yield loss.

In this paper, we propose an optimization technique for cache-design that is applied at design and manufacturing time of the cache-containing chip and reduces total power, by significantly reducing the leakage component, at the cost of extra chip area for additional cache ways. We propose (i) to keep $V_{DD}$ untouched (so as not to impact dynamic power), (ii) to use a higher $V_{th}$ and gate-oxide thickness ($T_{ox}$) (so as to exponentially reduce subthreshold leakage as well as gate leakage), and finally (iii) to add a few extra cache ways to compensate for the delay-violating cache-lines (so as to keep the original performance). We choose the number of extra cache ways and the value for $V_{th}$ and $T_{ox}$ such that leakage power is minimized while the cache capacity, speed, and timing-yield are all kept unchanged.

A major issue is the random spreading of delay-violating SRAM cells in the cache, which makes it inefficient to use row/column redundancy. Our technique answers this problem since we replace slow cache lines separately in each cache-set.

The rest of this paper is organized as follows. Section 2 reviews related works and presents our approach. In Section 3, the optimization problem is formulated and an algorithm is provided for that. Section 4 provides the experimental results and finally Section 5 summarizes and concludes the paper.

2 Related Works and our Approach

2.1 Related Works

Turning off unused parts of the cache [9] [6] or putting them in a low-energy “drowsy” mode using two different supply voltages [7] reduce leakage, but they require separate supply ($V_{DD}$) for each cache-line or ground lines to cutoff or reduce supply voltage, which have proven expensive. Our technique does not need any change in the cache line design and only replicates cache-ways and chooses manufacturing-time $V_{th}$ and $T_{ox}$ options available in most fabrication processes today.

Reverse body biasing [10] or increasing the $V_{th}$ at manufacturing time can effectively reduce leakage, but this increases cells delay and results in lower performance and/or reduced timing-yield. Forward body biasing during active-mode [11] and dynamic $V_{th}$ control [12] can improve delay, but naturally they increase leakage in the active mode. This delay impact can be compensated by increasing $V_{DD}$ in line with the increase in $V_{th}$, but this quadratically increases the dynamic power [8]. We keep the original $V_{DD}$ although we increase $V_{th}$; instead, we add extra cache ways to compensate for the cache ways that violate target delay due to the
increased $V_{th}$. Using spares to repair manufacturing defects [13] is not new, but to the best of our knowledge it has not been used to reduce leakage in the past.

A conventional technique to reduce leakage power in memories without performance/timing-yield penalty is supply-voltage scaling along with $V_{th}$ scaling. In this approach, $V_{DD}$ of the cache is increased, after the raise in $V_{th}$ for leakage reduction, so that SRAM cells speed and the cache timing-yield are restored to the original values. The disadvantage, however, is the quadratic increase in dynamic power. To mitigate this disadvantage, various techniques exist that reduce dynamic power of cache [5]. A well-known technique applicable to instruction cache is [14][15] to substantially reduce dynamic power in set-associative instruction caches; since instructions are mostly executed sequentially, and several instructions usually reside in the same cache-line, tag-comparisons can be eliminated and only one cache way can be activated except when the last executed instruction either was a branch or was resided at the end of a cache-line. We call this technique Inter-Line Way Memorization (ILWM) and use it in our experiments in Section 4.

2.2 Motivational Example

Figure 1-a shows a sample 2-way set-associative cache with 4 sets. After uniformly increasing the $V_{th}$ and/or $T_{ox}$ of the cache SRAM cells to save leakage, the delay of all cells increases; however, since their individual delays were not the same at the beginning (due to the within-die delay variation) only some of them would now violate the original cache delay (the corresponding cache lines are painted in red in Figure 1-b). To compensate for such delay-violating cache-lines, the Additional cache way(s) is added so that still the same 2 delay-meeting cache-lines are available in all sets.

2.3 Analytical Example

We define the following notations: 

- $\mu_x$: the original mean delay of SRAM cells.
- $\sigma_x$: the original standard deviation of delay of SRAM cells.
- $D$: the target delay of the cache.
- $N$: the number of additional cache ways.
- $Y$: the original timing-yield of the cache.
- $Y_{\text{cell}}$: the timing-yield of a single SRAM cell.
- $Y_{\text{set},N}$: timing-yield of a cache-set with $N$ additional ways; the cache-set is still fault-free if at most $N$ ways violate the timing.

Assume that a 4-way set-associative cache with 128-bits per cache-line and 256 cache-sets is to be used in an embedded system. Due to process variation, different SRAM cells of the cache will have different delays even in the same chip; this distribution is believed to follow Gaussian distribution [1]. The probability, $Y_{\text{cell}}$, that a single SRAM cell meets the target delay, $D$, can be thus given by equation (1) below:

$$Y_{\text{cell}} = \Pr\{x \leq D\} = \int_{-\infty}^{D} f(x) dx = \frac{1}{\sigma_x \sqrt{2\pi}} e^{-\frac{(x-\mu_x)^2}{2\sigma_x^2}},$$

where $f(x)$ is the Probability Density Function (PDF) of Gaussian distribution and $\mu_x$ and $\sigma_x$ are respectively mean and standard deviation of the delay distribution. The probability of all cells in a cache-line meeting the target delay is $Y_{\text{set},N}$.

$Y_{\text{set},N} = \Pr\{N \text{ ways meet } D\} = \int_{-\infty}^{D} f(x) dx = \frac{1}{\sigma_x \sqrt{2\pi}} e^{-\frac{(x-N\mu_x)^2}{2\sigma_x^2}},$ (2)

where $f(x)$ is the Probability Density Function (PDF) of Gaussian distribution and $\mu_x$ and $\sigma_x$ are respectively mean and standard deviation of the delay distribution. The probability of all cells in a cache-line meeting the target delay is $Y_{\text{set},N}$.

Figure 1. a) Original cache, b) after applying our technique $Y_{\text{line}} = (Y_{\text{cell}})^{128}$ and for a complete cache-set the corresponding probability is $Y_{\text{set},0} = (Y_{\text{line}})^{4}$ since this is a 4-way cache.

Now, if we add one extra way to the cache, each set would be working at least as good as before if at least 4 ways out of the available 5 ways meet the target delay. Thus:

$$Y_{\text{set},3} = Y_{\text{line}}^5 + Y_{\text{line}}^4 \times (1 - Y_{\text{line}}) \times 5$$

Similarly, if there are two extra cache-ways, the probability $Y_{\text{set},2}$ that the cache would still be as fine as before is even higher and is given by the following formula:

$$Y_{\text{set},2} = Y_{\text{line}}^6 + Y_{\text{line}}^5 \times (1 - Y_{\text{line}}) \times 6 + Y_{\text{line}}^4 \times (1 - Y_{\text{line}})^2 \times 15$$

The timing-yield of the entire cache would then be $(Y_{\text{set},N})^{256}$ where $N$ represents the number of extra cache ways.

Figure 2 depicts $Y_{\text{set},N}$ for 0.999≤$Y_{\text{cell}}$≤1 (for presentational purposes, we have depicted $Y_{\text{set}}$ values instead of the yield of the entire cache in each case). For a given target timing-yield, the caches with extra ways demand a lower $Y_{\text{cell}}$ (e.g. in Figure 2, for $97\%$ target $Y_{\text{set}}$ the original cache requires $Y_{\text{cell}}$ to be 99.996%, while with one extra way this reduces to 99.958%, and with two extra ways, it further reduces to 99.99%); lower $Y_{\text{cell}}$ corresponds to higher delay (Figure 3) and lower power (Figure 4); this is detailed below.

$Y_{\text{cell}}$ corresponds to the area below the PDF of the delay of a SRAM cell up to the upper bound $D$ (gray area in Figure 3). Thus, a reduced $Y_{\text{cell}}$ requirement means the PDF diagram can be shifted to the right by increasing $\mu_x$ and keeping the same $D$; this is illustrated in Figure 3. For example in Figure 2, for

![Figure 2](image-url)
the same timing-yield, the ordinary cache needs \( D = \mu_d + 3.95 \sigma_d \) while with one additional cache way \( D = \mu_d + 3.34 \sigma_d \) and for two additional ways \( D = \mu_d + 3.09 \sigma_d \), which thus means \( \mu_d \) can be increased by 0.61 \( \sigma_d \) and 0.86 \( \sigma_d \) respectively if \( D \) is desired to remain constant. Raising \( \mu_d \) can be realized by increasing the \( V_{th} \) and \( T_{ox} \) of the transistors comprising the SRAM cells so that leakage (both subthreshold and gate leakage) are effectively reduced. This is shown in Figure 4 which gives the SPICE simulation results of a 16KB cache in a commercial 90nm process; the delay and leakage values are obtained for varying values of \( V_{th} \) and \( T_{ox} \). The SPICE models are manufacturer-supplied and correspond to a middle-performance 90nm process technology; the leakage values correspond to a single SRAM cell.

Figure 3. Lower \( Y_{cell} \) translates to higher mean-delay of SRAM cells resulting in lower leakage.

In summary, we propose that by adding extra cache ways, the leakage power of the cache memory can be effectively reduced, by changing their \( V_{th} \) and \( T_{ox} \), without compromising performance or timing-yield or cache-capacity while also tolerating process variation. We choose the number of extra ways and the \( V_{th} \) and \( T_{ox} \) values such that timing-yield and target delay remain invariant. Adding extra cache ways, however, increases the dynamic power per access, and hence, the total power does not necessarily decrease. Obviously, the higher the share of leakage in the total cache power, the more effective this technique. We provide experimental results in Section 4 that reflect its effectiveness in real-life applications.

It is important to note that our technique is enabled by the within-die variation (higher \( \sigma_d \) gives more savings). Thus, this is a variation-based leakage reduction technique; it saves leakage by choosing higher \( V_{th} \) and/or \( T_{ox} \), but the within-die delay variation is essential to restore the cache capacity, speed, and timing-yield afterwards by additional cache ways.

2.4 Our Approach

Figure 5 shows the outline of our proposed approach. We propose a design- and manufacturing-time optimization that determines the number of extra cache-ways and the manufacturing options of \( T_{ox} \) and \( V_{th} \) of the transistors of the cache SRAM cells. The original cache organization (i.e., total size, line-size, and the number of ways) along with the process-technology characteristics (i.e., mean and standard-deviation of SRAM cell delay caused by within-die variation as well as leakage-delay curves of the cells at various \( V_{th} \) and \( T_{ox} \) values) are the inputs of the optimization program. The cache organization is modified according to the optimization results and the manufacturing option of \( T_{ox} \) and \( V_{th} \) is handed over to the manufacturer for chip fabrication. The produced chips are then tested offline to detect and mark cache lines containing slow SRAM cells. If the number of such slow cache lines exceeds the number of extra cache ways in each cache-set, the chip is considered faulty and contributes to loss of yield. It would have been best to cull the power-line of such slow cache lines to prevent them from leaking, but since this may not be practical, we rely on marking them at boot-time while their location is read from an agreed-upon non-volatile storage. Marking of slow cache lines can be done, as in [1] and [3], by clearing their valid bit and setting their lock bit. Finally, at runtime the cache works as ever without noticing and without using the slow lines.

3 Problem Definition and Algorithm

The following notations are added to those in Section 2.3:

- \( w \): the original number of ways in the cache.
- \( b \): the number of bits per cache line (including tag bits).

![Figure 4. Leakage power vs. access-delay of a single SRAM cell when raising \( V_{th} \) and \( T_{ox} \) (from left to right) in a 90nm process technology.](image)

![Figure 5. Big picture of our proposed approach.](image)
s: the number of cache-sets.

\( P_L \): the leakage power of the cache.

\( V_{th} \): the optimal value for the \( V_{th} \) of cache transistors.

\( T_{ox} \): the optimal gate oxide thickness of cache transistors.

The optimization problem can be formally defined as follows:

“For a given process technology (i.e. \( \mu_b, \sigma_d \)), cache organization (i.e. \( w, b, \) and \( s \)), and timing-yield (\( Y \)), minimize the leakage power of the cache (i.e. \( P_L \)) by setting \( V_{th}, T_{ox}, \) and \( N \) such that the target delay, \( D, \) is kept unchanged.”

**Algorithm.** The following algorithm takes the cache organization and process technology as input and provides the best choice of \( V_{th}, T_{ox}, \) and \( N \) if our technique can be useful. Otherwise, it returns an empty set indicating the failure.

**Algorithm 1: OptimizeCacheDesign()**

Inputs: \((\sigma_d, \mu_b, \) process technology characteristics\),
\((w, b, s, \) original cache configuration\),
\((Y, \) Target timing-yield of cache\)
Output: set of \((N, V_{th}, T_{ox})\) triples.

1. set \( answers\_set = empty\_set \)
2. compute \( D \) based on \( Y, \sigma_d, \mu_b. \)
3. compute \( P_L \) (leakage power) of the original cache.
4. for \( N=1 \) to \( w/2 \) do
5. \( \text{compute the highest } \mu_b \text{ in presence of } N \text{ extra cache ways such that } D \text{ and } Y \text{ are kept intact.} \)
6. \( \text{compute the best } V_{th}, \text{ and } T_{ox} \text{ corresponding to this new } \mu_b \)
7. \( \text{compute } P_L' \text{ (leakage power) of the new cache} \)
8. \( \text{if } P_L' < P_L \text{ then add } (N, V_{th}, T_{ox}) \text{ to } answers\_set \)
9. endfor
10. return \( answers\_set \)

The algorithm simply assumes various values for \( N \) (line 4), and then checks whether the corresponding \( V_{th} \) and \( T_{ox} \) (lines 4.1 and 4.2) sufficiently reduce the leakage so that the static power of the cache with the extra way(s) is less than before or not (lines 4.3 and 4.4). To compute the new \( \mu_b \) in line 4.1, first yield formulas (similar to (2) and (3) in Section 2.3 depending on the cache organization parameters: \( w, b, \) and \( s \)) are used to determine the \( Y_{act} \) corresponding to \( N \). Then the corresponding \( \mu_b \) for the given \( D \) and just-calculated \( Y_{act} \) is computed using (1). In order to choose the best values of \( V_{th} \) and \( T_{ox} \) at step 4.2, leakage vs. delay curves are used (see Figure 4); these curves are obtained through SPICE simulations of the entire cache design for the new \( \sigma_d \) and various values of \( V_{th} \) and \( T_{ox} \). Given the new mean delay (\( \mu_b \)), the curve giving the least leakage is chosen and its corresponding \( V_{th} \) and \( T_{ox} \) reflect the best choice. The static power of the cache without and with extra cache-ways (lines 3 and 4.3 of the algorithm) are also computed from the above-mentioned leakage-delay curves.

4 Experimental Results

We applied our technique to a real 90nm middle-performance process technology (undisclosed due to NDA) with 320mV nominal \( V_{th} \) and 1V supply voltage. We developed a cache memory design and obtained its leakage power using SPICE Monte Carlo simulation to take variation into account. Results of running our algorithm on a 16KB cache (4-way set-associative, 256 sets, 128-bit line-size, and 20 bits per tag) are given in Table 1. The table shows that our technique can save more when targeting a higher yield as well as when there is a higher delay variation in the manufacturing process. The algorithm execution time is just a fraction of a second on a Xeon 3.80GHz processor with 2MB of cache and 3.5GB of memory, but it took us a week to run all SPICE simulations on the same machine so as to obtain the tables used in step 4.2 of the algorithm (see Figure 4); however, noting that this is done only once for entire manufacturing of all the cache chips, this execution-time would not be a limiting factor.

**Table 1. Leakage reduction results using our technique**

<table>
<thead>
<tr>
<th>Target Yield</th>
<th>Delay variation</th>
<th>Cache leakage power (µW)</th>
<th>Saving (%)</th>
</tr>
</thead>
<tbody>
<tr>
<td>90%</td>
<td>3%</td>
<td>20.552</td>
<td>12.27</td>
</tr>
<tr>
<td>95%</td>
<td>3%</td>
<td>21.592</td>
<td>13.77</td>
</tr>
<tr>
<td>99%</td>
<td>3%</td>
<td>24.501</td>
<td>14.07</td>
</tr>
</tbody>
</table>

Our technique focuses on leakage power reduction, but imposes some overhead on the dynamic energy of cache access due to the additional cache ways. Thus, the total power reduction depends on the actual share of leakage in total power consumption. We conducted experiments to measure the ratio of static to dynamic power in an embedded processors, M32R-II, when running a number of benchmarks. Our M32R-II system has separate level-1 instruction and data caches: a 16KB 4-way set-associative cache with 32-byte lines for instructions and the same organization but 16-byte cache-lines for data. It is also equipped with a 16KB unified level-2 cache with the same organization as the level-1 instruction-cache. We used four applications from MiBench benchmark suite and compiled them once with no compiler option and once with ‘-O3’ full-optimization option. Table 2 gives the number of static instructions in each benchmark along with the number of misses, the number of all-cache-ways-activated accesses (far less than total executed instructions; achieved by implementing ILWM technique [14]), and the number of M32R-II clock cycles for executing the instructions (obtained from RTL simulation). We simulated 1 million instructions of each benchmark to gather cache access statistics. Dynamic energy per cache-access as well as cache-access delay are separately obtained from SPICE simulation of the entire cache using the above-mentioned 90nm transistor model.

**Table 2. Characteristics of the benchmarks.**

<table>
<thead>
<tr>
<th>Benchmark</th>
<th>Code size (#instructions)</th>
<th>#misses</th>
<th>#full-way accesses</th>
<th>#clocks</th>
</tr>
</thead>
<tbody>
<tr>
<td>JPEG Enc.</td>
<td>151916</td>
<td>830</td>
<td>154234</td>
<td>2322585</td>
</tr>
<tr>
<td>JPEG(-O3)</td>
<td>147565</td>
<td>616</td>
<td>129701</td>
<td>1655925</td>
</tr>
<tr>
<td>MPEIG2 Enc</td>
<td>175130</td>
<td>499</td>
<td>181133</td>
<td>1551097</td>
</tr>
<tr>
<td>MPEIG2 (-O3)</td>
<td>161769</td>
<td>475</td>
<td>186507</td>
<td>1540983</td>
</tr>
<tr>
<td>FFT</td>
<td>118639</td>
<td>239</td>
<td>182304</td>
<td>1542659</td>
</tr>
<tr>
<td>FFT (-O3)</td>
<td>118517</td>
<td>231</td>
<td>166729</td>
<td>1529172</td>
</tr>
<tr>
<td>Compress</td>
<td>195650</td>
<td>66</td>
<td>144368</td>
<td>2427196</td>
</tr>
<tr>
<td>Compress (-O3)</td>
<td>195391</td>
<td>40</td>
<td>170621</td>
<td>2145614</td>
</tr>
</tbody>
</table>

Table 3 gives the original dynamic energy per access of M32R instruction cache as well as in presence of one and two extra cache ways; note that when only one cache way is accessed using ILWM, dynamic energy per access is the same for all caches. The table also gives leakage power of the caches in presence of 5% delay variation; values for extra...
cache ways (N=1, 2) are the leakage power after applying our technique targeting 99% timing-yield.

**Table 3. Dynamic energy of each cache access and static power of cache before and after applying our technique.**

<table>
<thead>
<tr>
<th>16KB, 4-way cache (128 sets)</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
</tr>
<tr>
<td>Energy per single-way access (pJ)</td>
</tr>
<tr>
<td>Energy per all-ways access (pJ)</td>
</tr>
<tr>
<td>Leakage at 5% variation (µW)</td>
</tr>
</tbody>
</table>

|                                |          |    |    |
|---------------------------------|
| 4.04                            | 4.04    | 4.04 |
| 16.79                           | 20.75   | 24.71 |
| 406.58                          | 223.65  | 187.00 |

Figure 6 shows the breakdown of the L1 instruction-cache energy consumption when running our benchmarks on M32R-II processor assuming 5% delay variation and 99% target timing-yield. The results reported here include ILWM technique [14] (see Section 2.1). Several other techniques such as [16] and those in [5] can also be used to further reduce dynamic power; these are orthogonal to our technique and can be combined with it to further reduce total energy.

![Figure 6. Results on L1 instruction-cache.](image1.png)

Leakage energy comprises a bigger part in L2 caches since such caches are less frequently accessed and in general are larger than L1 caches. Results of applying our technique to L2 cache for the same processor and benchmarks are given in Figure 7, which confirms the above expectation. The cache is the same 16KB one, but is unified for instructions and data.

![Figure 7. Experimental results on L2 unified cache.](image2.png)

**5 Summary and Conclusion**

We presented a design- and manufacturing-time optimization technique to reduce leakage power dissipation, without sacrificing performance or timing-yield nor capacity, of cache memories in nanometer technologies where leakage is dominating the total power and where high process variation is observed; our technique reduces leakage by choosing higher Vth and T_ms, and then adds extra cache ways to compensate for the cache-lines that would now violate the cache target delay. Our technique achieved up to 53.37% reduction in total cache power on a commercial 90nm technology. Although we substantially increase the chip area by adding extra cache ways, it is not a problem given the density capability of today processes especially since we reduce total power despite the additional transistors and area. Noting that leakage power rises in general in finer technologies, and moreover, it exponentially increases with temperature while dynamic power decreases with technology scaling, this technique will be even more effective in future technologies.

**Acknowledgments**

This work is supported by VLSI Design and Education Center (VDEC), The University of Tokyo with the collaboration of STARC, Panasonic, NEC Electronics, Renesas Technology, and Toshiba. This work is also supported by Core Research for Evolutional Science and Technology (CREST) project of Japan Science and Technology Corporation (JST). We are grateful for their support.

**References**


