Implementation of Modular multiplication for RSA Algorithm

Sushanta Kumar Sahu & Manoranjan Pradhan
Department of Electronics & Tele-Communication Engineering
Veer Surendra Sai University of Technology
Burla, Orissa, India
sahu.sushanta@gmail.com
manoranjan66@rediffmail.com

Abstract—This paper presents the architecture and modeling of modular multiplication for RSA public key algorithm. It supports multiple lengths like 128 bits, 256 bits, 512 bits of data. In this paper simple shift and add algorithm is used to implement the modular multiplication. It makes the processing time faster and used comparatively smaller amount of space in the FPGA due to its reusability. Each block is coded with Very High Speed Integrated Circuit Hardware Description Language. The VHDL code is synthesized and simulated using Xilinx-ISE 10.1.

Keywords—RSA, VHDL, FPGA, modular multiplication

I. INTRODUCTION (Heading I)

The art of keeping messages secure is cryptography. Cryptography plays an important role in the security of data. It enables us to store sensitive information or transmit it across insecure networks so that unauthorized persons cannot read it. The urgency for secure exchange of digital data resulted in large quantities of different encryption algorithms which can be classified into two groups: symmetric key algorithms (with private key algorithms) and asymmetric key algorithms (with public key algorithms) [1]. The asymmetric key algorithm requires two different keys, one for encryption and other for decryption as shown in figure 1.

![Figure 1. Public key cryptography.](image)

The RSA algorithm is a secure, high quality, public key algorithm. It can be used as a method of exchanging secret information such as keys and producing digital signatures. However, the RSA algorithm is very computationally intensive, operating on very large (typically thousands of bits long) integers.

A vast numbers and wide varieties of works have been done on this particular field of hardware implementation of RSA encryption algorithm. A hardware implementation of RSA encryption scheme has been proposed by Deng Yuliang & Mao Zhigang in [2], where they use Montgomery algorithm for modular multiplication. A similar approach has been taken by C. N. Zhang & Y. Xu. in [3]. This design scheme focuses on the implementation of a RSA cryptographic processor using Bit-Serial Systolic Algorithm.

II. OVERVIEW OF RSA ALGORITHM

Figure 2 summarizes the different steps involved in RSA algorithm. An interesting feature of RSA algorithm is that, it allows most of the components used in encryption process are re-used in the decryption process [5]. So this can minimize the resulting hardware area.

![Figure 2. RSA algorithm.](image)

RSA Key Generation
1. Choose two large primes p and q.
2. Compute n = pq
3. Calculate \( \phi(n) = (p-1) \times (q-1) \)
4. Select the public exponent \( e \in \{1,2,\ldots, \phi(n)-1\} \)
   Such that \( \text{GCD}(e, \phi(n)) = 1 \).
5. Compute the private key \( d \) such that \( d \times e \equiv 1 \mod \phi(n) \)
   Output: public key: \( k_{\text{pub}} = (n,e) \) and private key: \( k_{\text{pr}} = (d) \)

Encryption/Decryption
Plaintext block \( M \) is encrypted to a cipher text block \( C \) by:

\[
C = M^e \mod n
\]

(1)
The plaintext block is recovered by:

\[
M = C^d \mod n
\]

(2)

RSA encryption and decryption are mutual inverses and commutative as shown in equation (1) and (2), due to symmetry in modular arithmetic. Hence the encryption engine covers both the operation of Encryption and Decryption.

The mathematics involved in modular arithmetic is as follows:

The integers \( A \) and \( B \) are congruent modulo \( m \) if and only if \( A - B \) is divisible by \( m \). This congruence is written as:
\[ A \equiv B \mod m \]
where \( m \) is a positive integer is called modulus.

When \( A \) and \( B \) are divided by \( m \), the same remainder is obtained.

The sign “\( \equiv \)’ indicates congruence.

For Examples: \( 14 \equiv 2 \mod 12 \).

III. MODULAR MULTIPLICATION

Encryption is the process of converting the plain text into a format which is not easily readable and is called as cipher. The conversion from plain text to cipher text involved some mathematical operation only. Hence after generation of both keys, the RSA encryption/decryption is just a modular exponentiation operation. This mathematical operation is represented as \( C = M^e \mod n \) [5], where \( C \) is cipher text, \( M \) is plain text, \( e \) is the public key exponent, and \( n \) is the modulus. This operation has involved a few modular operations: modular multiplication, modular addition, and subtraction.

The modular multiplication problem is defined as the computation of \( P = A \times B \mod n \), given the integers \( A, B, \) and \( n \). It is usually assumed that \( A \) and \( B \) are positive integers with \( 0 \leq A, B < n \).

The square or multiplication operation is just a simple multiplication. There are many approaches to perform multiplication such as multiply then divide, interleaving multiplication and reduction, Brickell’s method.

But in this paper Montgomery’s algorithm is used. It avoids the traditional “division” operation and uses “shift and addition” operations to perform modular multiplication.

Let \( A \) and \( B \) are two \( k \)-bit positive integers, respectively. Let \( A_i \) and \( B_i \) are the \( i_{th} \) bit of \( A \) and \( B \), respectively. The algorithm is stated as follows:

\[
\begin{align*}
\text{Input: } &\ A, B, n \\
\text{Output: } &\ M = A \times B \mod n \\
M = 0 \\
\text{FOR } i = 0 \text{ TO } K-1 \\
M &= M + (A \times B_i) \\
\text{if } M_0 = 1 &\ M = M/2; \\
\text{else } &\ M = (M+n)/2; \\
\text{return } M;
\end{align*}
\]

Figure 3. Algorithm for Modular Multiplication.

In this paper carry save adder is used to perform both addition operations. The shift register block performs the division by two operations. A 2×1 multiplexer is used to perform the selection operations between two numbers.

IV. RESULT & DISCUSSIONS

The RTL schematic diagram for modular multiplication block is shown in figure 5. It takes three inputs of 128 bit each. The synthesis report for 128 bit modular multiplication is given below. By changing the generic parameter, a block of different size for modular multiplication for RSA encryption module may be obtained.

Figure 4. Montgomery’s modular multiplier architecture.

Figure 5. RTL Schematic Diagram of modular multiplication.
The simulation wave form of modular multiplication is shown in figure 6. In this figure three numbers \((A, B & N)\) are 7, 4 and 15 respectively. Hence the result \((M)\) should be 13, which is shown in the simulation.

**TABLE I. HDL SYNTHESIS REPORT.**

<table>
<thead>
<tr>
<th>Component</th>
<th>Nos.</th>
</tr>
</thead>
<tbody>
<tr>
<td># Adders/Subtractors</td>
<td>2</td>
</tr>
<tr>
<td>32-bit adder</td>
<td>1</td>
</tr>
<tr>
<td>32-bit subtractor</td>
<td>1</td>
</tr>
<tr>
<td># Registers</td>
<td>292</td>
</tr>
<tr>
<td>1-bit register</td>
<td>272</td>
</tr>
<tr>
<td>128-bit register</td>
<td>10</td>
</tr>
<tr>
<td>32-bit register</td>
<td>6</td>
</tr>
<tr>
<td>96-bit register</td>
<td>4</td>
</tr>
<tr>
<td># Comparators</td>
<td>1</td>
</tr>
<tr>
<td>32-bit comparator equal</td>
<td>1</td>
</tr>
<tr>
<td># Xors</td>
<td>192</td>
</tr>
<tr>
<td>1-bit xor2</td>
<td>192</td>
</tr>
</tbody>
</table>

**TABLE II. DEVICE UTILIZATION SUMMARY.**

<table>
<thead>
<tr>
<th>Selected Device</th>
<th>3s250etq144-5</th>
</tr>
</thead>
<tbody>
<tr>
<td>Number of Slices</td>
<td>1719 out of 2448 (70%)</td>
</tr>
<tr>
<td>Number of Slice Flip Flops</td>
<td>2009 out of 4896 (41%)</td>
</tr>
<tr>
<td>Number of 4 input LUTs</td>
<td>3190 out of 4896 (65%)</td>
</tr>
<tr>
<td>Number of IOs</td>
<td>517</td>
</tr>
<tr>
<td>Number of bonded IOBs</td>
<td>517 out of 108 478% (*)</td>
</tr>
</tbody>
</table>

**TABLE III. TIMING SUMMARY.**

<table>
<thead>
<tr>
<th>Speed Grade</th>
<th>-5</th>
</tr>
</thead>
<tbody>
<tr>
<td>Minimum period</td>
<td>8.735 ns</td>
</tr>
<tr>
<td>Maximum Frequency</td>
<td>114.475MHz</td>
</tr>
<tr>
<td>Minimum input arrival time before clock</td>
<td>5.854ns</td>
</tr>
<tr>
<td>Maximum output required time after clock</td>
<td>4.063ns</td>
</tr>
</tbody>
</table>

**V. CONCLUSION**

As the modular multiplication is one of the most important operations in public-key cryptography, therefore, the efficient implementation of modular multiplication has become the key factors affecting the performance of public-key cryptosystems. The VHDL code of modular multiplication is developed for RSA algorithm. Optimized and Synthesizable VHDL code for each block synthesized using Xilinx ISE 10.1 and verified that functionally correct. From the synthesis estimate, the minimum clock period was found to be 8.735 ns, from which the maximum clock frequency is 114.475MHz.

**REFERENCES**


[9] Enoch O. Hwang,"Digital Logic and Microprocessor Design With VHDL"
