Sreejeesh SG

Sreejeesh SG
National Institute of Electronics and Information Technology Calicut · VLSI Group

Master of Technology

About

12
Publications
5,507
Reads
How we measure 'reads'
A 'read' is counted each time someone views a publication summary (such as the title, abstract, and list of authors), clicks on a figure, or views or downloads the full-text. Learn more
21
Citations
Citations since 2017
8 Research Items
18 Citations
2017201820192020202120222023012345
2017201820192020202120222023012345
2017201820192020202120222023012345
2017201820192020202120222023012345
Introduction
Currently working on FPGA Implementations /ASIC /Physical Design/ Cadence Tool Flow
Additional affiliations
August 2006 - present
National Institute of Electronics and Information Technology
Position
  • Senior Technical officer
Education
June 1998 - June 2002
LBS College of Engineering
Field of study
  • Electronics and Communication

Publications

Publications (12)
Article
Full-text available
Abstract In this work, the design and development of a 128‐channel transceiver hardware for medical ultrasound imaging systems and research is presented. The proposed hardware solution integrates the analog front‐end (AFE) sections, high voltage transmit pulser sections, field programmable gate array (FPGA)‐based transmit beamforming and control lo...
Article
Plane-wave transmission followed by parallel receive beamforming is popular among high frame rate (HFR) ultrasound (US) imaging methods. However, due to technological limitations, HFR imaging is not widely successful in clinical US. The proposed work aims to design a field-programmable gate array (FPGA)-accelerated parallel beamforming core for med...
Article
The Minimum Variance Distortion less Response (MVDR) beamformer is an attractive alternative to conventional delay and sum (DAS) beamformers in medical ultrasound imaging. However, it is not widely employed in medical ultrasound imaging due to its computational complexity. In this paper, we intend to present a novel broadband MVDR beamformer archit...
Article
Full-text available
Minimum Variance Distortion less Response (MVDR) algorithm is the key adaptive beamforming algorithm in high resolution Medical Ultrasound Imaging systems. MVDR Beamformer is a frequency domain beamformer, and each frequency sub band need to be processed to generate covariance matrix and the same is computationally costly. Though many VLSI architec...
Article
Full-text available
In this work, a novel Minimum Variance Distortion less Response (MVDR) beamformer architecture in which the adaptive weight vector is computed based on modified Column wise Givens Rotation (CGR) is presented. As compared to the conventional MVDR beamformer, Quadrature Rotation Decomposition (QRD)-MVDR is suitable for hardware realizations. To impro...
Article
Medical ultrasound scanners are amongst the most sophisticated signal processing machines in use today. The Beamformer is the brain of whole signal processing system of the scanner [1]. Beamforming allows message transmission or reception to be directed or spatially selective. It is used in receiving beamforming to concentrate the noise signals obt...
Article
Full-text available
Medical ultrasound scanners are amongst the most sophisticated signal processing machines in use today. The Beamformer is the brain of whole signal processing system of the scanner [1]. Beamforming allows message transmission or reception to be directed or spatially selective. It is used in receiving beamforming to concentrate the noise signals obt...
Article
Full-text available
This paper addresses the design & implementation of configurable Intellectual Property (IP) core for double error detection and single error Correction. The encoding /decoding algorithms considered in this can be implemented with a simple and faster hardware. The block can be used for coding and decoding word having any length and correct single bi...
Conference Paper
Full-text available
This paper implements serial data communication using I2C (Inter-Integrated Circuit) master bus controller using a field programmable gate array (FPGA). The I2C master bus controller was interfaced with MAXIM DS1307, which act as a slave. This module was designed in Verilog HDL and simulated in Modelsim 10.1c The design was synthesized using Xilinx...
Conference Paper
Full-text available
Prolonged periods of dry climatic conditions due to fluctuation in annual precipitation, may appreciably reduce the yield of the cultivation. The expenses in establishing many of these crops and their relative intolerance to drought make an effective irrigation system a necessity for profitable enterprises. The fact that majority of the crops are p...
Conference Paper
Full-text available
Internal combustion engines burn fuel to create kinetic energy. The burning of fuel is basically the reaction of the fuel with the oxygen in the air. The amount of oxygen present in the cylinder is a limiting factor for the amount of fuel that can be burnt. If there's too much fuel present, not all fuel will be burnt and un-burnt fuel will be pushe...

Network

Cited By