A Comparative Study On ASIC Design of High Frequency Low Power Photoreceiver Using 0.15µm CMOS Technology

Mausumi Maitra #1, Kaushik Chakraborty #2, Shubhajit Roy Chowdhury #3

#1, #2 Department of Information Technology, Government College of Engineering and Ceramic Technology, West Bengal University of Technology, Kolkata-700010, India
#3 IIIT Hyderabad, India

Abstract - The current work focuses on the design of a fully integrated single beam photoreceiver that can accept optical pulses of 850nm wavelength at a bandwidth as high as 1Gbps. This is highly suitable for implementation in fiber optic LANs and short haul optical interconnects. The recent advances of fiber optic communication technology with VLSI circuit design methodologies has motivated the development of low power complementary metal oxide semiconductor (CMOS) photoreceiver capable of detecting optical pulses at 1Gbps. The receiver integrates a photo-detector and a preamplifier circuit. The idea of using the CMOS technology is to achieve a high frequency low power implementation of the system. The average power dissipation of the receiver has been found earlier to be less than 0.105mW at a supply voltage of 1V for 0.3 µm CMOS technology. The current work has been done using the 0.15µm CMOS technology with power dissipation as low as .

Also, a comparative study of frequency response of the receiver circuit has been made for different values of junction resistance and capacitance of the p-i-n photodiode. The whole work has been done using TSPICE simulation tool.

Keywords : CMOS, Photoreceiver , Preamplifier, Low power, High Speed .

I. INTRODUCTION

For long distance optical communication, photoreceivers are implemented in III-V materials which exhibit a data rate of more than 20 Gb/s. The high cost of III-V photodetectors and optoelectronic integrated circuits (OEIC) exclude their use in short-distance applications like local-area-networks (LAN), optical interconnects etc. As the performance of complementary metal oxide silicon (CMOS) integrated circuits improves, the interest in using it in such cost-sensitive applications has risen. For these applications, operations at wavelengths near 850 nm is of interest because of the ready availability of the optical sources. As the high volume of low-cost OEICs will be needed in the next years, research on photodetectors and OEICs is growing steadily. For instance, a hybrid OEIC with GaAs-Al-GaAs p-i-n photodiode and 0.8 µm CMOS amplifier was reported to operate at 625 Mb/s [1], whereas a GaAs photodiode and an amplifier in a 0.25 µm CMOS technology showed a data rate of 1.25 Gb/s [2].

Several workers have identified the slow response times of integrated CMOS photodetectors as the major obstacle to high speed fully-integrated silicon-based receivers [3-6]. This is due to the long absorption length (~10 µm) for 850 nm light in Si coupled with shallow junction depths (< 1µm) of modern CMOS processes. Kuchta et al employed the buried collector of a BiCMOS process where the bulk generated carriers have been screened from the amplifier input and realized 622 Mbit/s operation [3]. Woodward et al used a similar concept based on the n-well of a standard CMOS process and obtained a receiver capable of 1 Gb/s operation [7]. Here we are presenting the TSPICE simulation of fully-integrated silicon-based receiver using 0.15 µm CMOS technology which is capable to operate at 1 Gb/s with a power dissipation as low as 0.105 mW.

II. THEORY

A photodetector is an optoelectronic device that absorbs optical energy and converts it to electrical energy to photocurrent. At wavelength less than 1.0 µm, the silicon with its highly developed technology is clearly the perfect choice. The absorption depth at 850 nm means that a depletion layer thickness of a few tens of microns is desirable. Silicon photodiodes are normally made with p-i-n structure, in which the epitaxial layer is so lightly doped that the depletion layer reaches through to the heavily doped substrate at the normal operating voltage. With the p-i-n structure the optimum wavelength, the operating voltage, the device capacitance and frequency response are determined during manufacturing. If the impurity concentration in the lightly doped i layer is sufficiently low, an almost uniform electric field extends across it. Quantum efficiencies of 0.8 or more can readily be obtained and can be optimized for a particular wavelength by varying the thickness of the epitaxial layer. Silicon photodiodes designed for the wavelength range 1.0-1.1 µm where the absorption is weak (absorption co-efficient < 10³) a very wide drift region is required and hence high bias voltage and very lightly doped materials have to be used.

In optical communication system at the receiver input the signal level is the weakest and the system S/N ratio sets a lower limit on the acceptable level of the received optical power. Therefore the design of the front-end amplifier is an
important task because the sensitivity of the receiver very much depends on its performance. As the current is converted into voltage a transimpedance amplifier is used where the problem of limited dynamic range and the bandwidth are removed by employing a negative feedback. By increasing the feedback resistance the thermal noise can be reduced and hence the sensitivity can be improved. Again to extend the bandwidth the resistance has to be low. Therefore there should be a trade-off between this two.

A. SPICE modeling of the photo-receiver

The SPICE model of the photoreceiver circuit has been shown in figure 1.

![Circuit diagram of the photo-receiver circuit using a SPICE model of the photodetector](image)

The p-i-n photo-detector is modeled by its equivalent circuit consisting of a 5mA pulsed current source. The current source substitutes the photodiode which would detect input optical pulses arriving at a rate of 1Gbps and would generate current pulses to the input of the preamplifier section of the receiver circuit.

The photoreceiver consists of three distinct sections. The first stage is a push-pull inverter based transimpedance stage, using a PMOS transistor as the feedback element. The gate voltage of this FET can be adjusted for optimum performance at a given bit rate and optical power. The second stage is identical to the first with a diode connected NMOS load to reduce, broaden and stabilize the gain and switching threshold of this stage. The final stage is a high gain inverter acting as an asynchronous decision circuit which again is identical in geometry to the first two stages. The interaction between the feedback element of the transimpedance stage and the NMOS diode load of the second stage is key to the operation of the circuit defining the first stage transimpedance and the switching impedance and switching offset between the analog gain stages and the decision circuit necessary to permit single beam dc coupled operation. The W/L ratio of each transistor is kept at 0.9µm/0.15µm. The supply voltage is set to 1V and the tuning voltage \( V_{tune} \) is set to 0.8V to maximize the gain around 1Gbps. CMOS push-pull inverter has been intentionally used at each stage to achieve a low power implementation of the system.

III. SIMULATION AND RESULTS

Simulation has been done using the TSPICE simulation tool of the Tanner EDA tool suite. AC decade analysis of the receiver circuit has been performed for different values of the junction resistances and capacitances. The graphs for the AC analysis are shown in figure 2.
IV RESULTS OF AC ANALYSIS OF THE PHOTORECEIVER CIRCUIT

Table-1 shows a comparative study 3-dB bandwidth of the receiver circuit. The phase response characteristic indicates an almost zero phase at the 3 dB cut-off frequency which essentially proves that the output signal is not much distorted with respect to the input signal. The power analysis of the circuit shows an average power dissipation of only $0.105\,mW$.

<table>
<thead>
<tr>
<th>Junction Capacitance</th>
<th>Junction Resistance</th>
<th>Bandwidth of the receiver</th>
</tr>
</thead>
<tbody>
<tr>
<td>10 pF</td>
<td>50 Ohms</td>
<td>600 MHz</td>
</tr>
<tr>
<td>10 pF</td>
<td>10 Ohms</td>
<td>2.5 GHz</td>
</tr>
<tr>
<td>1 pF</td>
<td>50 Ohms</td>
<td>5.0 GHz</td>
</tr>
<tr>
<td>1 pF</td>
<td>10 Ohms</td>
<td>13.0 GHz</td>
</tr>
</tbody>
</table>

Table-1

V. CONCLUSION

In conclusion, we present the SPICE simulation of a fully-integrated optical receiver made entirely by 0.15 $\mu$m CMOS technology. Frequency and phase response show almost zero distortion at the 3-dB cut-off frequencies. Also, the low average power dissipation makes the design more attractive. Therefore, this ASIC design of CMOS optical receiver seems very promising for many low-cost short-range optical data transmission applications.

REFERENCES


