Satyaki Das

Satyaki Das
  • Vellore Institute of Technology University

About

18
Publications
3,741
Reads
How we measure 'reads'
A 'read' is counted each time someone views a publication summary (such as the title, abstract, and list of authors), clicks on a figure, or views or downloads the full-text. Learn more
985
Citations
Introduction
Skills and Expertise
Current institution
Vellore Institute of Technology University

Publications

Publications (18)
Article
Full-text available
Background: Respiratory illnesses in children form a substantial disease burden in emergency care, outpatients and hospitalised patients. Studies exploring the pattern of emergency room visits and hospitalization for individuals with respiratory complaints could inform decisions regarding the effective organisation and planning of health services.M...
Article
Full-text available
Background: Congenital coronary anomalies may be isolated, or they may accompany other congenital heart defects, such as Fallot's tetralogy, transposition of the great arteries or pulmonary atresia. The most common cause of acquired abnormalities of the coronary vessels in children is kawasaki disease (KD). The aim of this study was to find the bes...
Article
Full-text available
Objective: Early diagnosis and treatment decreases the mortality and morbidity of neonatal sepsis(NS). The aim of this study was to find out the level of different inflammatory markers in neonatal sepsis. Methods: Forty two term neonates with non-sepsis (n = 17), clinical (n = 10) and proven (n = 15) sepsis were evaluated. Blood cultures were obtai...
Patent
Within a system comprising a plurality of processors and a memory, a method of determining routing information for a circuit design for implementation within a programmable integrated circuit can include determining that nets of the circuit design comprise overlap and unrouting nets comprising overlap. A congestion picture can be determined that co...
Article
Small gates, such as AND2, XOR2, and MUX2, have been mixed with lookup tables (LUTs) inside programmable logic blocks (PLBs) to reduce area and power and increase performance in FPGAs. However, it is unclear whether incorporating macrogates with wide inputs inside PLBs is beneficial. In this paper, we first develop a methodology to extract a small...
Conference Paper
Small gates, such as AND2, XOR2 and MUX2, have been mixed with lookup tables (LUTs) inside the. programmable logic block (PLB) to reduce area and power and increase performance in FP-GAs. However, it is unclear whether incorporating macro-gates with wide inputs inside PLBs is beneficial. In this paper, we first propose a methodology to extract a sm...
Article
Programmable logic devices such as field-programmable gate arrays (FPGAs) are useful for a wide range of applications. However, FPGAs are not commonly used in battery-powered applications because they consume more power than application-specified integrated circuits and lack power management features. In this paper, we describe the design and imple...
Conference Paper
In this study, we present a design methodology to determine the granularity of power gating for field programmable gate arrays (FPGAs). Fine-grain power gating is more effective than coarse-grain power gating to reduce the active leakage power of unused logic and interconnection resources. However, the area overhead in fine-grain power gating is hi...
Conference Paper
Programmable logic devices such as FPGAs are useful for a wide range of applications. However, FPGAs are not commonly used in battery-powered applications because they consume more power than ASICs and lack power management features. In this paper, we describe the design and implementation of Pika, a low-power FPGA core targeting battery-powered ap...
Conference Paper
In this study, we present design techniques to implement low power FPGA routing architecture by combining fast and slow routing resources, where the circuit design of slow resource is optimized to reduce leakage power. Timing-driven placement and routing experiments along with power modeling are used to identify the type and percentage of resources...
Conference Paper
Full-text available
Predicate abstraction is an automatic technique that can be used to find abstract models of large or infinite-state systems. In tools like Slam, where predicate abstraction is applied to software model checking, a number of heuristic approximations must be used to improve the performance of computing an abstraction from a set of predicates. For thi...
Conference Paper
The application of predicate abstraction to parameterized systems requires the use of quantified predicates. These predicates cannot be found automatically by existing techniques and are tedious for the user to provide. In this work we demonstrate a method of discovering most of these predicates automatically by analyzing spurious abstract counter-...
Article
Full-text available
Given current design practices, practical verification of microprocessor designs requires checking
Conference Paper
Recently, we have improved the efficiency of the predicate abstraction scheme presented by Das, Dill and Park (1999). As a result, the number of validity checks needed to prove the necessary verification condition has been reduced. The key idea is to refine an approximate abstract transition relation based on the counter-example generated. The syst...
Article
Aggregation abstraction is a way of defining a desired correspondence between an implementation of a transaction-oriented protocol and a much simpler idealized version of the same protocol. This relationship can be formally verified to prove the correctness of the implementation. We present a technique for checking aggregation abstractions automati...
Conference Paper
This reports some experiences with a recently-implemented prototype system for verification using predicate abstraction, based on the method of Graf and Saïdi [9]. Systems are described using a language of iterated guarded commands, called Murø -- (since it is a simplified version of our Murø protocol description language). The system makes use of...
Conference Paper
This reports some experiences with a recently-implemented prototype system for verification using predicate abstraction, based on the method of Graf and Saïdi [9]. Systems are described using a language of iterated guarded commands, called MurΦ-- (since it is a simplified version of our MurΦ protocol description language). The system makes use of t...

Network

Cited By