Rakesh Kumar

Rakesh Kumar
Chitkara University · Department of Electronics and Communications Engineering

About

20
Publications
10,184
Reads
How we measure 'reads'
A 'read' is counted each time someone views a publication summary (such as the title, abstract, and list of authors), clicks on a figure, or views or downloads the full-text. Learn more
201
Citations
Citations since 2017
0 Research Items
69 Citations
2017201820192020202120222023051015
2017201820192020202120222023051015
2017201820192020202120222023051015
2017201820192020202120222023051015
Introduction
Skills and Expertise

Publications

Publications (20)
Article
Electrocardiogram (ECG) is the most commonly used bio-medical signal for diagnostic purpose. It can be used to diagnose heart disease, identify cardiac arrhythmias, and evaluate effect of drugs. Earlier the ECG systems were designed to be used in hospitals and clinics, but now there is an increased demand for the ECG machines that can be used as a...
Conference Paper
Full-text available
When we conserve energy resources from any systems, our environment can enjoy cleaner air and a healthier, and we can help protect the climate by reducing heating due to more energy consumption. Energy Efficient medical equipment design is the latest research in medical science. Now, scientists are focus and shifting toward energy efficient medical...
Conference Paper
Energy Efficient medical equipment design is the current research trend in medical science. Now, scientists are shifting focus toward energy efficient medical equipment design, ECG machine is the commonly used medical equipment. If any medical equipment is consuming less power than the traditional counterpart, then the whole medical system will be...
Conference Paper
Full-text available
In this paper, we apply clock gating technique in Global Reset ALU design on 28nm Artix7 FPGA to save dynamic and clock power both. This technique is simulated in Xilinx14.3 tool and implemented on 28nm Artix7 XC7A200T FFG1156-1 FPGA. When clock gating technique is not applied clock power contributes 32.25%, 4.24%, 3.06%, 3.09%, and 3.09% of overal...
Conference Paper
Full-text available
In this paper, we study the effect of using digitally controlled impedance IO Standard in memory interface design in terms of power consumption. In this work, we achieved 50% dynamic power reduction at 1.5V output driver voltage, 35.2% dynamic power reduction at 1.8V output driver voltage in comparison to 2.5V output driver voltage in DCI based IO...
Conference Paper
Full-text available
There is 67.04% dynamic power reduction with LVCMOS12 when we migrate from 90-nm Spartan-3 FPGA to 40-nm Virtex-6 FPGA. There is 81.19%, 92.05% dynamic power reduction when using LVCMOS12 in place of HSTL_II_18 and SSTL2_I_DCI respectively. We achieved 65.56%, 72.59% and 73.41% dynamic power reduction in ALU with LVDCI IO standard in place of LVDCI...
Article
Full-text available
Due to the continuous rising demand of handheld devices like iPods, mobile, tablets; specific applications like bio-medical applications like pacemakers, hearing aid machines and space applications which require stable digital systems with low power consumptions are required. As a main part in digital system the SRAM (Static Random Access Memory) s...
Article
Full-text available
To meet the increasing demands for higher performance and low-power consumption in present and future Systems-on-Chips (SoCs) require a large amount of on-die/embedded memory. In Deep-Sub-Micron (DSM) technology, it is coming as challenges, e.g., leakage power, performance, data retentation, and stability issues. In this work, we have proposed a no...
Article
Full-text available
In Present scenario battery-powered hand-held multimedia systems become popular. The power consumption in these devices is a major concern these days for its long operational life. Although various techniques to reduce the power dissipation has been developed. The most adopted method is to lower the supply voltage. But lowering the V dd reduces the...
Article
Full-text available
Due to continuous scaling of CMOS, stability is a prime concerned for CMOS SRAM memory cells. As scaling will increase the packing density but at the same time it is affecting the stability which leads to write failures and read disturbs of the conventional 6T SRAM cell. To increase the stability of the cell various SRAM cell topologies has been in...
Conference Paper
The High leakage current in deep sub-micrometer region is becoming a significant contributor to power dissipation in CMOS circuits as threshold voltage, channel length, and the gate oxide thickness are reduced. As the standby current in memories is critical in low-power design. By lowering the supply voltage (VDD) to its standby limit, the data ret...
Article
Structure of a tightly focused circularly polarized vortex beam in the presence of primary coma has been studied by using Debye-Wolf diffraction integral. The role of topological charge and handedness of the polarization on the focused structure has been discussed. Results have been presented for the total intensity and squares of the polarization...
Conference Paper
Full-text available
The vortex lens is an unique type of optical element that has spiral phase steps. The spiral pattern is used to control the phase of the transmitted beam. They produce focused beam with zero energy or power at the focal spot. In other words vortex lens produces a ring focus. A vortex lens is a useful optical device having applications in astronomy,...

Network

Cited By