Prashant Yadava

KTH Royal Institute of Technology | KTH

Interconnects are dominating VLSI circuit design in deep sub-micron regime. Construction of global routing trees based on required arrival times (RAT) has gained importance over the traditional problem of finding minimum-cost trees. Moreover, recent investigations on the fidelity of delay estimators indicate that the RAT trees with Manhattan distan...