Continuous representation of the performance of a CMOS library

B. Lasbouygues\(^1\), J. Schindler\(^2\), S. Engels\(^2\), P. Maurine\(^3\), N. Azémard\(^3\), D. Auvergne\(^3\)

\(^1\) ISIM, Université de Montpellier II, Place E. Bataillon, 34095 Montpellier France
\(^2\) STMicroelectronics Design Department 850 rue J. Monnet, 38926, Crolles, France
\(^3\) LIRMM, UMR CNRS/Université de Montpellier II, (C5506),161 rue Ada, 34392 Montpellier, France
pmaurine, azemard, auvergne@lirmm.fr

Abstract:
In a standard industrial approach the timing performance verification is obtained using a tabular method that necessitates a great amount of simulations. They must specify, for each drive in each logic family: the load, the input slope, the temperature and the supply voltage sensitivity, for each edge, of the transition time and propagation delay. Extending a logical effort like based model of timing performance of CMOS structures we show in this paper that it is possible to define a specific performance representation allowing a continuous representation of the performance sensitivity of a complete family. We describe the parameter calibration procedure and validate the proposed representation on a 0.13µm process by comparing the performance sensitivity deduced from this representation to sensitivity values obtained from electrical simulations performed with the full process model of the foundry.

1. Introduction
The complete characterization of the timing performance of a library involves a huge number of simulations. The performance of each gate on a path, for each loading and control condition, is obtained from an interpolation between a set of predefined values. These values are determined from electrical simulations performed for a limited number of design conditions, such as load, input transition time, supply voltage value and operating temperature [1]. Characterizing each edge of the transition time and the propagation delay of each library cell, for typically five loading and input ramp conditions, involves 100 simulations. Then considering the process corners, with different supply voltage and temperature values imposes to simulate thousand of points to characterize a logic function designed with different drives. This huge number of simulations just allows to represent the design space with few loading and control conditions. Intermediate conditions must then be interpolated using a linear characteristic equation (Synopsys):

\[ f(\tau_{IN},C_L) = A\tau_{IN} + BC_L + C\tau_{IN}C_L + D. \]

It is well recognized that the transition time and the propagation delay exhibit a nonlinear variation with respect to the control and loading conditions. This imposes variable simulation steps because interpolating in this range may induce significant errors. Usually the largest error occurs for the smallest values of the load and the input transition time. It is clear that the relative accuracy, obtained with a tabular method, is strongly dependent on the granularity of the table that is not necessarily constant but must cover a significant part of the design range. For that, indications for defining the granularity and the coverage of the design space must be available.

In this paper we propose a continuous representation of the timing performance of a CMOS library. This representation defines the propagation delay time and output transition time sensitivities of the cells to the design space parameters, such as the load, the input transition time, the supply voltage and the temperature values. The performance model is presented in part 2. In part 3 we detail the calibration method to be used on a specific process. Application is given in part 4 to a 0.13µm STM process, before to conclude in part 5.

2. Model
2.1 Gate switching delay An accurate delay model must be input slope dependent and must distinguish between falling and rising signals. Considering the input-to-output coupling effect [2], the input slope effect can be introduced in the propagation delay as:

\[ t_{HL}(i) = \frac{\tau_{TP}}{2} \tau_{IN}(i-1) + (1 + \frac{2C_M}{C_M + C_L})t_{HL}(i) \]

\[ t_{LH}(i) = \frac{\tau_{TP}}{2} \tau_{IN}(i-1) + (1 + \frac{2C_M}{C_M + C_L})t_{LH}(i) \]

\[ \tau_{IN}(i) = \text{duration time of the input signal, generated by the controlling gate, } C_M \text{ the coupling capacitance between the input and output nodes [3], that can be evaluated or directly calibrated from SPICE simulation. Indexes (i), (i-1) refers to the location of the cell in the array.} \]
2.2 Inverter transition time. The output transition time (defining the input transition time of the following cell) of a CMOS structure [4] can be obtained from the modeling of the charging (discharging) current that flows during the switching process of the structure and from the amount of charge \((C_i, V_{cc})\) to be exchanged with the output node as:

\[
\begin{align*}
\tau_{\text{outHL}} &= \frac{C_i \cdot V_{DD}}{I_{\text{NM} \text{ax}}} , \\
\tau_{\text{outLH}} &= \frac{C_i \cdot V_{DD}}{I_{\text{PM} \text{ax}}} .
\end{align*}
\]

\(C_i\) is the output load and \(V_{DD}\) the supply voltage value. In (2) the output voltage variation has been supposed linear and the driving element considered as a constant current generator delivering the maximum current available in the structure. To evaluate the maximum current available in the structure two controlling conditions must be considered, the fast and slow input control ranges.

In the fast input range the switching current exhibits a constant and maximum value:

\[
I_{\text{MAX}} = K_{N,P} \cdot W_{N,P} \cdot \left( V_{DD} - V_{TN,P} \right)
\]

obtained for deep submicron from the Sakurai’s representation [5] with \(\alpha = 1\). Here \(K_{N,P}\) is an equivalent conduction coefficient to be calibrated on the process.

From (2,3) we obtain the expression of the transition time for a fast input control condition as:

\[
\begin{align*}
\tau_{\text{outHL}} &= \tau \cdot (1 + k) \cdot \frac{C_i}{C_{\text{IN}}} , \\
\tau_{\text{outLH}} &= \tau \cdot \frac{(1 + k)}{k} \cdot R \cdot \frac{C_i}{C_{\text{IN}}} .
\end{align*}
\]

(4) represents an extension of the logical effort model [6] for non symmetrical inverters. \(\tau\) is a unit delay characterizing the process, \(k = W_p/W_n\) the inverter configuration ratio and \(R\) the speed ratio between electron and holes.

In the slow input range the input and output voltages vary simultaneously. The resulting short circuit between \(N\) and \(P\) transistors decreases the current value available at the output. Considering the symmetry property of the current wave shape, this new value of the maximum current available can easily be obtained as:

\[
I_{\text{MAX}} = \sqrt{\frac{K_{N,P} \cdot W_{N,P} \cdot V_{DD}^2 \cdot C_i}{\tau_{\text{INLH}}} . }
\]

Developing (2) with (5) and (4) gives for a falling output edge:

\[
\tau_{\text{outHL}} = \sqrt{\frac{(V_{DD} - V_{TN})}{V_{DD}}} \sqrt{\frac{I_{\text{Fast}}}{\tau_{\text{INLH}}}}
\]

with an equivalent expression for a rising edge.

As shown in (4), for a well-defined inverter structure, in the Fast input range, the output transition time only depends on the ratio load/inverter input capacitance. In the Slow range, the output transition time exhibits an extra input duration time dependency that reflects the complete inter-stage interaction in an array of inverters or gates.

This is illustrated in Fig.1 where we represent the transition time for output falling and rising edges, for different values of the configuration ratio, versus the input transition time value \(\tau_{in}\). As shown the values of the transition time, calculated from the maximum value of (4) and (6), are in good agreement with the simulated one.

![Fig.1. Illustration of the output transition time sensibility to the input transition time \(\tau_{in}\).](image)

2.3 Extension to gates. It is obtained [6] by reducing each gate to an equivalent inverter. The current available from the \(N\) (P) parallel array of transistors is evaluated as the maximum current of an inverter with identically sized transistors. The array of \(N\) (P) series-connected transistors is modeled as an input voltage controlled current generator with a current capability reduced by a factor \(D W = \frac{W_{N,P}(\text{Gate})}{W_{N,P}(\text{Inv})}\). This reduction factor (\(D W\)) is defined as the ratio of the current available in an inverter to that of a series-connected array of transistors of identical size.

\[
D W_{\text{Fast, Slow}} = \frac{I_{\text{Fast, Slow}}(\text{Inv})}{I_{\text{Fast, Slow}}(\text{Gate})} \cdot \frac{W_{N,P}(\text{Inv})}{W_{N,P}(\text{Gate})}
\]

\(D W\) corresponds to the explicit form of the logical effort [6]. Note that depending on the input range and on the rank of the controlled input, for a given gate, it may have different values.

Considering eq.7, the output transition time of a gate is easily obtained under the generic expression of [6] as:

\[
\begin{align*}
\tau_{\text{outHL}} &= \tau_{\text{Fast, Slow}} \cdot \frac{(\text{Inv}) \cdot D W_{\text{Fast, Slow}}}{H L} \\
\tau_{\text{outLH}} &= \tau_{\text{Fast, Slow}} \cdot \frac{(\text{Inv}) \cdot D W_{\text{Fast, Slow}}}{L H}
\end{align*}
\]

2.4 Supply voltage sensitivity. As shown in (4), \(\tau\) represents the output transition time of an ideal inverter (without parasitic capacitance) designed with
identical transistors and loaded by an identical one. Developing (4) from (2) and (3) gives:
\[
\tau = \frac{\text{COX} \cdot L}{K_N} \left( \frac{V_{DD}}{V_{DD} - V_{TN}} \right) \tag{9}
\]
\[
R = \frac{K_N}{K_P} \left( \frac{V_{DD} - V_{TN}}{V_{DD} - V_TP} \right)
\]
Eq.9 gives the supply voltage sensitivity of the transition time and of the propagation delay (1).

2.5 Temperature sensitivity. Can be included in the model considering both the mobility and the threshold voltage variations described in [7,8]:
\[
\tau_\theta = \frac{K_{\text{nom}}}{K} \left( \frac{\theta_{\text{nom}}}{\theta} \right)^{XT} \tag{10}
\]
\[
V_T(\theta) = V_{T\text{nom}} - \delta(\theta - \theta_{\text{nom}})
\]

K and \(V_T\) are respectively the conductivity factor and the threshold voltage, \(\theta_{\text{nom}}, \theta\) represent the reference and the targeted temperature, XT and \(\delta\) are the temperature coefficients of the mobility and threshold voltage. 

Coupling (9) and (10) a general expression for the \(\tau\) supply voltage and temperature sensitivity can be obtained:
\[
\frac{\tau(V_{DD}, \theta)}{\tau_{\text{nom}}} = \left( \frac{\theta}{\theta_{\text{nom}}} \right)^{XT} \frac{V_{DD}}{V_{DD_{\text{nom}}}} \frac{1}{V_{DD_{\text{nom}}} - V_{T_{\text{nom}}}} \] \quad \text{(11)}
\]

The different parameters of (11) can directly be determined from specific simulation conditions that we will define in the next part.

3. Continuous representation and Calibration

3.1 Uniform representation. Let us now consider the case of rising edges applied to the input of gates. As it can be deduced from (4,6,8), in the Fast input range, \(\tau_{\text{OUT}}\) is characteristic of the inverter structure (gate) and of its load. Considering the sensitivity of the different expressions to the input slope, \(\tau_{\text{OUT}}\) can be used as an internal reference of the output transition time of the considered structure. In this condition we can write:
\[
\frac{\tau_{\text{OUT}}}{\tau_{\text{OUT}}\text{Fast}}\text{(Inv)} = \text{Max} \left[ \frac{1}{\sqrt{\frac{V_{DD} - V_{TN}}{V_{DD}}} \sqrt{\frac{\tau_{\text{INV}}}{\tau_{\text{OUT}}\text{Fast}}}} \right] \tag{12}
\]

Normalizing the output transition time with respect to \(\tau_{\text{OUT}}\text{Fast}\), used as a reference, the resulting expression only depends on the input transition time. It is configuration ratio and load independent. Similar results are obtained for gates and the representation of propagation delay.

This is illustrated in Fig.2 where we represent, using \(\tau_{\text{OUT}}\text{Fast}\) as a reference, the output transition time variations for the complete family of inverters of a 0.25\mu m library. As expected all the curves pile up on the same one, representing the output transition time sensitivity to the input transition time. The final value for each specific cell is then directly obtained from the evaluation of \(\tau_{\text{OUT}}\text{Fast}\), in (4), that contains the structure and load dependency.

3.2 Parameter extraction method. As shown in Fig.2 and (1,8,12) it appears that the output transition time and the propagation delay of all the gates of a library can be characterized with a reduced set of electrical simulations.

a) The \(\tau\) value is obtained from the output transition \(\tau_{\text{IL}}\) (falling edge) of an heavily loaded inverter (with a known configuration ratio \(k\)) controlled by a fast input ramp (\(\tau_{\text{IN}} < \tau_{\text{OUT}}\)).

b) \(R\) is obtained from the ratio \(\tau_{\text{IL,fast}}/\tau_{\text{IL}}\).

c) For small load the variation of the apparent \(\tau\) value determines the value of Cpar and \(C_M\).

d) In the slow input range (\(\tau_{\text{IN}} > \tau_{\text{OUT}}\)), varying \(\tau_{\text{IN}}\) determines the input slope sensitivity (6).

e) Using the inverter as a reference the parameters \(k\) and \(DW\) are determined from \(\tau_{\text{GL,inv}}/\tau_{\text{IN}}\).

f) Eq.9 determines the supply voltage sensitivity.

g) The temperature parameters, XT and \(\delta\) are obtained from the preceding steps realized at different temperature values.

4. Application to a 0.13\mu m library

We have applied this method to a 0.13\mu m library from STM. In this work we just considered the simple gates, an Inverter with 7 different drives, a Nand and a Nor with two and three inputs and 5 different drives. Initially the timing performance (transition time and propagation delay) of all these elements has been characterized from electrical simulations. They are available in tables (TLF, STF) that give, for each edge of the transition time and the propagation delay of each element, for 3 temperature and supply voltage values, the corresponding performance for 5 different values of the load and the input transition time.
We have determined on the different tables the values of the technology parameters and plot in Fig 3 to 5, examples of the variation of the transition time and the propagation delay of different logic families. As shown, the performance variation of all the elements of each family can be represented by one curve described by one of the preceding equation.

In Table 1 we compare the \( \tau \) supply voltage and temperature sensitivity calculated from (9,12) to the value deduced from the simulated values on the look up tables. As shown we obtain an excellent agreement between calculated and simulated values for all the considered supply voltage and temperature range. Theses variations can then be completely represented by (12) as:

\[
\tau(V_{DD},\theta) = \left( \frac{\theta}{298} \right)^{1.65} \frac{V_{DD}}{1.2} \frac{1}{V_{DD} - 0.62 + 2 \times 10^{-3} (\theta - 298) \cdot 0.58}
\]

(13)

Where the different coefficients have been directly determined following the procedure given in part 3.

5. Conclusion

Extending of the logical effort model, from physical considerations, we have defined a simple but accurate representation of the timing performance of the simple CMOS structures and their temperature and supply voltage sensitivity. We have introduced a new way of a continuous representation of these performances, allowing to model the complete load and input ramp sensitivity by one curve. We gave a method to calibrate the parameters of this representation that has been completely validated on a 0.13µm process for different temperature and supply voltage conditions. The extension of this representation to complex gates is under progress.

References