Patrick Marlier

Patrick Marlier
University of Neuchâtel | UniNE · Institut d'informatique (IIUN)

PhD

About

19
Publications
8,736
Reads
How we measure 'reads'
A 'read' is counted each time someone views a publication summary (such as the title, abstract, and list of authors), clicks on a figure, or views or downloads the full-text. Learn more
540
Citations
Additional affiliations
October 2011 - October 2012
University of Rochester
Position
  • PostDoc Position
January 2008 - October 2011
University of Neuchâtel
Position
  • PhD Student

Publications

Publications (19)
Conference Paper
This paper introduces read-log-update (RLU), a novel extension of the popular read-copy-update (RCU) synchronization mechanism that supports scalability of concurrent code by allowing unsynchronized sequences of reads to execute concurrently with updates. RLU overcomes the major limitations of RCU by allowing, for the first time, concurrency of rea...
Conference Paper
Full-text available
While garbage collectors (GCs) significantly simplify programmers' tasks by transparently handling memory management, they also introduce various overheads and sources of unpredictability. Most importantly, GCs typically block the application while reclaiming free memory, which makes them unfit for environments where responsiveness is crucial, such...
Article
Software Transactional Memory (STM) is an optimistic concurrency control mechanism that simplifies parallel programming. Still, there has been little interest in its applicability for reactive applications in which there is a required response time for certain operations. We propose supporting such applications by allowing programmers to associate...
Conference Paper
Full-text available
In the last few years, managed runtime environments such as the Java Virtual Machine (JVM) are increasingly used on large-scale multicore servers. The garbage collector (GC) represents a critical component of the JVM and has a significant influence on the overall performance and efficiency of the running application. We perform a study on all avail...
Conference Paper
Full-text available
Most multi-core architectures nowadays support dynamic voltage and frequency scaling (DVFS) to adapt their speed to the system’s load and save energy. Some recent architectures additionally allow cores to operate at boosted speeds exceeding the nominal base frequency but within their thermal design power. In this paper, we propose a general-purpos...
Conference Paper
The actor model has been successfully used for scalable computing in distributed systems. Actors are objects with a local state, which can only be modified by the exchange of messages. One of the fundamental principles of actor models is to guarantee sequential message processing, which avoids typical concurrency hazards, but limits the achievable...
Conference Paper
Full-text available
Software Transactional Memory (STM) is an optimistic concurrency control mechanism that simplifies the development of parallel programs. Still, the interest of STM has not yet been demonstrated for reactive applications that require bounded response time for some of their operations. We propose to support such applications by allowing the developer...
Conference Paper
Full-text available
Transactional memory (TM) is a speculative shared-memory synchronization mechanism used to speed up concurrent programs. Most current TM implementations are software-based (STM) and incur noticeable overheads for each transactional memory access. Hardware TM proposals (HTM) address this issue but typically suffer from other restrictions such as lim...
Article
Full-text available
Software transactional memory (STM) is a concurrency control mechanism that is widely considered to be easier to use by programmers than other mechanisms such as locking. The first generations of STMs have either relied on visible read designs, which simplify conflict detection while pessimistically ensuring a consistent view of shared data to the...
Conference Paper
Transactional Memory (TM) is a speculative shared-memory synchronization mechanism used to speed up concurrent programs. Most current TM implementations are software-based (STM) and incur noticeable overheads for each transactional memory access. Hardware TM proposals (HTM) address this issue but typically suffer from other restrictions such as lim...
Conference Paper
Full-text available
Transactional Memory (TM) is considered as one of the most promising paradigms for developing concurrent applications. TM has been shown to scale well on >multiple cores when the data access pattern behaves "well," i.e., when few conflicts are induced. In contrast, data patterns with frequent write sharing, with long transactions, or when many thre...
Conference Paper
Full-text available
AMD's Advanced Synchronization Facility (ASF) is an x86 instruction set extension proposal intended to simplify and speed up the synchronization of concurrent programs. In this paper, we report our experiences using ASF for implementing transactional memory. We have extended a C/C++ compiler to support language-level transactions and generate code...
Article
Full-text available
Transactional Memory (TM) is considered as one of the most promising paradigms for developing concurrent applications. TM has been shown to scale well on multiple cores when the data access pattern behaves “well,” i.e., when few conflicts are induced. In contrast, data patterns with frequent write sharing, with long transactions, or when many threa...
Conference Paper
A key component of intelligent transportation systems (ITS) is the provision of adequate network infrastructure to support vehicular communication. In this paper we present the results of an extensive measurement campaign evaluating the performance of IEEE 802.11 in different vehicular communication scenarios: vehicle-to-vehicle (V2V) and infrastru...
Article
Full-text available
A key component of Intelligent Transportation Systems (ITS) is the provision of adequate network infrastructure to support vehicular communication. In this paper we present the results of an extensive measurement campaign evaluating the performance of IEEE 802.11 in different vehicular communication scenarios: vehicle-to-vehicle (V2V) and infrastru...
Article
Full-text available
Résumé Le concept de mémoire transactionelle (TM) vise à simplifier la programmation d'applications concur-rentes. En particulier, le support logiciel de la mémoire transactionelle, ne nécessitant pas d'infrastruc-ture matérielle spécifique, a été l'objet d'une grande attention ces dernières années. Une TM exécute des blocs de code dont les accès d...

Network

Cited By