• Home
  • Mutaz Al-Tarawneh
Mutaz Al-Tarawneh

Mutaz Al-Tarawneh
Mutah University

PhD

About

23
Publications
6,161
Reads
How we measure 'reads'
A 'read' is counted each time someone views a publication summary (such as the title, abstract, and list of authors), clicks on a figure, or views or downloads the full-text. Learn more
31
Citations
Introduction
Mutaz Al-Tarawneh is a Professor of Computer Engineering at Mutah University. He has obtained his PhD in Computer Engineering from Southern Illinois University Carbondale (SIUC), USA in 2010. His research interests include Computer Architecture, Real-Time/Embedded Systems, Cloud Computing and Machine Learning applications.
Additional affiliations
February 2016 - October 2016
Mu’tah University
Position
  • Professor (Associate)

Publications

Publications (23)
Article
Full-text available
Service migration plays a vital role in continuous service delivery in Internet of Things (IoT) systems. This paper presents a mobility-aware container migration algorithm for Cloudlet-enabled IoT systems. The proposed algorithm is based on an integrated multicriteria decision making (MCDM) approach. It has been implemented using a specialized simu...
Article
Full-text available
Quantum dot-cellular automata (QCA) technology has recently emerged as a potential candidate for the design of nanometer-scale computational circuits. In digital logic circuits, the comparator is the basic building block for comparing two binary values. This paper presents and implements two 1-bit QCA-based comparator designs. The proposed QCA impl...
Article
Full-text available
Recently, Quantum-dot Cellular Automata (QCA) technology has shown great potential over current CMOS technology as it offers energy and area-efficient digital nano-scale circuits. In this article, various full adder/subtractor QCA implementations are presented and compared with recently published designs. The proposed designs include dedicated full...
Article
Full-text available
Recent advances in the microprocessors industry have introduced a plethora of processor models with diverse microarchitectural characteristics. Such diversity would normally complicate the decision on choosing the best processor model for a particular application class. Hence, an efficient tool is required to estimate and compare the performance of...
Article
Full-text available
Nano-scale Physical Unclonable Functions (PUFs) have recently emerged as promising hardware solutions for next-generation secure digital systems. In this context, the utilization of nano-scale Quantum dot Cellular Automata (QCA) technology provides power-efficient and high-performance implementations of digital systems relative to their CMOS counte...
Article
Full-text available
Recent advances in machine learning techniques have significantly influenced the development of early diabetes detection systems. In this paper, different machine learning (ML) algorithms are employed for diabetes detection based on hand movement. The spatial and temporal information for horizontal and vertical hand movement deviations for both dia...
Article
Full-text available
The development of nano-scale Quantum-dot Cellular Automata (QCA) has been driven by the immense need for high-performance and energy-efficient computational systems. In this paper, 2-and 3-input QCA-based asynchronous arbiter designs are presented and investigated. A number of 2-input arbiter structures are introduced and compared with their major...
Article
Full-text available
This paper reports on the use of online data stream classification algorithms to support workload orchestration in vehicular edge computing environments. These algorithms can be used to predict the ability of available computational nodes to successfully handle computational tasks generated from vehicular applications. Several online data stream cl...
Article
Full-text available
Vehicular Edge Computing (VEC) systems have recently become an essential computing infrastructure to support a plethora of applications entailed by smart and connected vehicles. These systems integrate the computing resources of edge and cloud servers and utilize them to execute computational tasks offloaded from various vehicular applications. How...
Article
Full-text available
The continuous market demand for high-performance and energy-efficient computing systems has steered the computational paradigm and technologies towards nano-scale quantum dot cellular automata (QCA). This paper presents novel simple and complex QCA-based C-element structures. The proposed structures were thoroughly analyzed based on key design par...
Article
Full-text available
Fog computing has been recently introduced to complement the cloud computing paradigm and offer application services at the edge of the network. The heterogeneity of fog computational nodes makes application placement in fog infrastructures a challenging task that requires proper management in order to satisfy application requirements. This paper p...
Article
Full-text available
This paper presents an adaptive fuzzy-based cloud service brokering algorithm (AFBSB). The proposed algorithm employs an adaptive fuzzy-based engine to select the most appropriate data center for user cloud service requests considering user preferences in terms of cost and performance. The algorithm is implemented using an open-source cloud computi...
Article
Full-text available
Architectural time-predictability (ATP) is a major component in the design of real-time systems (RTS). In these systems, it is imperative to maintain temporal and logical accuracy. Hence, designers need to estimate the worst-case behavior of such systems before deploying them in real-life applications. This paper presents an experimental framework...
Article
Full-text available
This paper proposes a fuzzy logic based service broker algorithm for cloud computing environments. The proposed algorithm employs a hierarchical fuzzy inference system (FIS) to rate data centers based on their cost and performance characteristics. Incoming user requests are distributed among available data centers in accordance with their ratings s...
Article
Full-text available
This paper proposes a dynamic voltage and frequency scaling (DVFS) technique for off-chip buses in multicore processors with identical processing cores. The proposed technique captures application’s sensitivity to off-chip access latency and dynamically tunes power parameters of the off-chip bus accordingly. Full system simulation has been used to...
Article
Full-text available
This paper presents a multidisciplinary study that aims at designing a time-predictable low-leakage cache memory for real-time embedded systems. Both state-preserving and state-destroying leakage-saving mechanisms have been tested on a superscalar processor with two-level cache hierarchy. Full system simulation has been used to examine leakage-savi...
Article
Full-text available
This paper provides a quantitative evaluation of the performance of Very Long Instruction Word (VLIW) and Superscalar (SS) processors on Digital Signal Processing (DSP) and Multimedia applications. The VLIW configuration has been evaluated using Trimaran, an integrated compilation and performance monitoring infrastructure, while the Superscalar arc...
Article
Full-text available
This paper aims at identifying the optimal Multicore processor configuration for cryptographic applications. The RSA encryption algorithm has been taken as a case study and a comprehensive design space exploration (DSE) has been performed to obtain the optimal processor configuration that can serve as either a standalone or a coprocessor for securi...
Article
Full-text available
This paper investigates the impact of different instruction cache (I-Cache) organizations on the power-performance trade-offs of scalar processors with a two-level cache hierarchy. Each cache organization is a combination of cache size, cache associativity and replacement policy and defines a unique processor configuration. A cycle-accurate full-sy...
Article
Full-text available
This dissertation aims at improving the off-chip bandwidth utilization and energy efficiency in chip multiprocessor (CMP) architectures. This work consists of two main parts. The first part investigates the early write-back technique for a two-level cache hierarchy in a CMP with four processor cores. Early write-back can be viewed as a modified cac...

Questions

Questions (2)
Question
I am running experiments to measure the standard deviation of the time required to execute individual instructions. I need to use Design of Experiments to identify the vital few design factors where the response variable is the computed standard deviation.

Network

Cited By

Projects

Project (1)
Project
support all security policies, authentication, authorization, confidentiality and accountability. Continuous authentication based on dynamic keystroke is proposed to make user identification and verification procedure more economy, secure and reliable.