muhammad ali Ismail

muhammad ali Ismail
NED University of Engineering and Technology, Karachi | NED University · Department of Computer Science and Information Technology

About

5
Publications
4,347
Reads
How we measure 'reads'
A 'read' is counted each time someone views a publication summary (such as the title, abstract, and list of authors), clicks on a figure, or views or downloads the full-text. Learn more
22
Citations
Citations since 2016
0 Research Items
6 Citations
20162017201820192020202120220.00.51.01.52.02.53.0
20162017201820192020202120220.00.51.01.52.02.53.0
20162017201820192020202120220.00.51.01.52.02.53.0
20162017201820192020202120220.00.51.01.52.02.53.0

Publications

Publications (5)
Article
In this paper a novel multi-level cache system design for multi-core processors is presented. Its two possible implementations (models) LogN+1 and LogN are studied. Important cache performances matrices like average cache access time and hit/miss ratio at different cache levels are calculated. Firstly, these two proposed models are analyzed and com...
Conference Paper
Simulation is a widely accepted tool for evaluating any proposed cache system under different application and configuration scenarios because of the high degree of configurability of cache memory which requires extensive design space exploration and identification of performance bottlenecks in system understudy. In this paper we have presented a ne...
Article
Full-text available
With the arrival of multi-cores, every processor has now built-in parallel computational power and that can be fully utilized only if the program in execution is written accordingly. This study is a part of an on-going research for designing of a new parallel programming model for multi-core processors. In this paper we have presented a combined pa...
Article
Full-text available
With the advent of multi-cores every processor has built-in parallel computational power and that can only be fully utilized only if the program in execution is written accordingly. This study is a part of an on-going research for designing of a new parallel programming model for multi-core architectures. In this paper we have presented a simple, h...
Conference Paper
After the successful implementation of the dual and quad core processors, the designers are now thinking to place hundreds or even thousand of cores on a single chip. But this practice may lead to many basic and fundamental restrictions like interconnection of cores, memory size and its access patterns, cache design, number of cache levels etc. To...

Network

Cited By