A CURRENT-MODE RMS-TO-DC CONVERTER BASED ON TRANSLINEAR PRINCIPLE

MOHAMMAD HADI DANESH\textsuperscript{1}, SASAN NIKSERESHT\textsuperscript{2}, MAHYAR DEHDAST\textsuperscript{3}

\textsuperscript{1,2,3}Dept. Electrical Engineering, Iran University of Science and Technology (IUST), Tehran, Iran
E-mail: mohammadhadi.danesh@gmail.com, sasan.nike@gmail.com, mahyardehdast@yahoo.com

Abstract- In this paper a low-power current-mode RMS-to-DC converter is proposed. The proposed converter includes absolute value circuit, squarer/divider circuit, low-pass filter and square root circuit which employ CMOS transistors operating in weak inversion region. The RMS-to-DC converter has low power consumption (<1µW), low supply voltage (0.9V), wide input range (from 50 nA to 500 nA), low relative error (<3 %), and low circuit complexity. Comparing the proposed circuit with two other current-mode circuits shows that the former outperforms the latters in terms of power dissipation, supply voltage, and complexity. Simulation results by HSPICE show high performance of the circuit and confirm the validity of the proposed design technique.

Keywords- current-mode; RMS-to-DC converter; weak inversion; low power; low voltage

I. INTRODUCTION

The RMS-to-DC converter as an electronic measuring circuit is employed for computing of the average energy content in an electronic signal. This converter is widely used in instrumentation devices and biomedical Ics.

Recently, researchers focus on small size, low power consumption and capable to operate under low supply voltage while the performance still maintains. Most of RMS-to-DC converters with CMOS transistor in saturation region have power consumption of about 100uW and required the supply voltage of about 1.5V [1-2], which is not suitable for very low power applications such as in biomedical Ics [3]. In addition, a micro power CMOS true RMS-to-DC converter has been proposed [4], however they design based on CMOS transistor operating in saturation region combination with FG-MOS operating in weak inversion region which is complicated synthesis for the integrated circuit. The two approaches exist for designing RMS-to-DC converter: 1) current-mode approach, 2) voltage-mode approach. A current-mode circuit enables current processing and has certain important advantages against a voltage-mode circuit, such as, wide bandwidth, high slew rate, low power consumption, and simple circuitry [5-6].

The proposed circuit of RMS-to-DC converter in this paper includes four current-mode blocks; (a) absolute value (b) squarer (c) averaging (d) square root. All of them designed based on the use of CMOS transistors operating in weak inversion region where their power consumption of about 250nA. The main features of this circuit is its low-power (<1µW), requires low supply voltage of 0.9V for the input range of 50nA to 500nA and simplicity of the circuit design. The other feature of this circuit is that the converter doesn’t have additional power source, then it causes lower power compared to other converter.

The paper is organized as follows. In section II the basic principle of converter is described. Circuit design of the proposed converter is explained in section III and the circuit analysis of the proposed converter is presented. The characteristics and the performances of the converter are presented by HSPICE simulation results in section IV and conclusion is provided in section V.

II. BASIC PRINCIPLE

One of the most notable instances of nonlinear dynamic operation from a practical viewpoint is the RMS-to-DC conversion. In its basic form, and assuming input and output currents, such operation can be described by the equation:

\[ I_{\text{out}} = \sqrt{\frac{1}{I_{\text{in}}} \langle I_{\text{in}}^2 \rangle} \]  \hspace{1cm} (1)

Where \( I_{\text{in}} \) and \( I_{\text{out}} \) are the input and output currents of the RMS-to-DC converter, respectively, and the operator \( \langle \cdot \rangle \) represents a time averaging.

![Figure 1. Block diagram of RMS-to-DC converter](image)

III. CIRCUIT ANALYSIS OF THE PROPOSED CONVERTER

Circuit of the first block is shown in Fig.2. Its circuit structure consists of the transistors M3-M6 operating as a current mirror, the transistor M2 connected in cascade to the mirror input and the transistor M1 is used for biasing. In the case of the positive input and
the transistor $M_1$ is used for biasing, in the mirror input, the transistor $M_1$ is used for biasing. In the case of the positive input signal current is passed through node $X$ and $V_{gs2} > 0$, the transistor $M_2$ is ON, therefore, the output signal current of the absolute-value circuit $I_{abs}$ is equal to the input signal current $I_x$ ($I_{abs} = I_x$). In the case of the negative input signal current is passed through node $X$ and $V_{gs2} < 0$, the transistor $M_2$ is OFF, the transistor $M_3$ can be copied the current through the transistor $M_6$ ($I_{qs} = I_{qs}$). Therefore, the output signal current equals to the absolute of its input signal current, $I_{abs} = |I_x|$.

Fig. 3 shows the current-mode squarer with the absolute-value circuit. Transistors $M_7$-$M_9$ act as a current mirror which copy output current of absolute-value circuit. Also transistors $M_10$-$M_11$ form a current mirror which copy output current of absolute-value to the squarer circuit. The transistors $M_{12}$-$M_{15}$ stand in a translinear loop that doing squaring. From the translinear loop, the relation of the transistor $M_{12}$-$M_{15}$ in the circuit can be described as [7]:

$$V_{gs2} + V_{gs3} = V_{gs4} + V_{gs5},$$

(2)

The drain current of MOS transistor that operates in weak inversion is given by [8]:

$$I_D = I_D 0 \left( \frac{W}{L} \right) 0 e^{\frac{v_{gs}}{t}} \left( \frac{1 - e^{-\frac{m}{t}}}{} \right),$$

(3)

Where $V_s$ is the thermal potential, $I_D$ is a device dependent coefficient, $t$ represents the transconductance slope, $W$ is the width of the gate and $L$ is the length of the gate.

If $V_{gs2} > \Psi_n$, then equation (3) can be changed to:

$$I_D = I_D 0 \left( \frac{W}{L} \right) 0 e^{\frac{v_{gs}}{t}},$$

(4)

From equations (2) and (4), it can be deduced:

$$\sum \frac{I_{Q+}}{I_{Q-}} = \sum \frac{I_{Q+}}{I_{Q-}} = \sum \frac{I_{Q+}}{I_{Q-}} + \sum \frac{I_{Q+}}{I_{Q-}} = \sum \frac{I_{Q+}}{I_{Q-}} + \sum \frac{I_{Q+}}{I_{Q-}} .$$

(5)

$$I_{Q1} + I_{Q2} = I_{Q1} + I_{Q2},$$

(6)

If $0V/L_{0} < 0V/L_{0} < 0V/L_{0}$, then equation (6) can be shown as:

$$I_{Q1} = I_{Q1} = I_{Q1} = I_{Q1} .$$

(7)

From the circuit analysis in Fig. 3, $I_{Q+} = I_{Q+}$, $I_{Q-} = I_{Q-}$ and $I_{Q1} = I_{Q1}$, thus equation (7) can be rewritten as:

$$I_{Q+} = I_{Q+} I_{Q-} = I_{Q+} .$$

(8)

Where $I_{Q+}$ is the translinear current of the squarer circuit.

Fig. 4 shows the first-order current-mode low-pass filter. Fig. 5 shows the averaging circuit or the first-order current mode low-pass filter, which consist of the current mirror $M_{11}$-$M_{12}$ and the capacitance $C$ connected parallel to the mirror input [9]. From equation (8) and circuit analysis in this figure, the output current $I_{Q+}$ can be expressed as:

$$I_{Q+} = \frac{1}{I_{Q+}} \int_{0}^{\tau} I_{Q1} (t) \, dt,$$

(9)

Where $\tau = C / g_{m1}$ is the time constant of the filter and the transconductance of the transistor $M_1$. In order to give a good performance and accuracy of more than 1% for the required frequency range, the value of capacitor $C$ must be chosen such that [10]:

$$C \geq \frac{5f_{w, \min}}{nV_s^2 (2\pi f_{w, \min})},$$

(10)

Where $f_{w, \min}$ is the lowest frequency of the interested frequency range. For example, if the amplitude of the sinusoidal input current $I_{Q+} = 500mA$ and $f_{w, \min} = 100Hz$ and ripple error of 1%, then the averaging capacitance of $C = 35nF$ must be chosen. Considering equation (10), it’s obvious if frequency increases then the capacitance of $C$ decreases, therefore, the ripple error diminishes by increasing of frequency.

Fig. 5 shows the current-mode square root circuit that follows translinear principle. Transistors $M_{1}$-$M_{4}$-$M_{5}$ form a translinear loop. According to Fig. 5 and translinear principle, it can be deduced that:

$$V_{gs1} + V_{gs2} = V_{gs4} + V_{gs5},$$

(11)

Considering equation (4), equation (11) can be rewriting as:

$$\sum \frac{I_{Q+}}{I_{Q-}} = \sum \frac{I_{Q+}}{I_{Q-}} = \sum \frac{I_{Q+}}{I_{Q-}} + \sum \frac{I_{Q+}}{I_{Q-}} = \sum \frac{I_{Q+}}{I_{Q-}} + \sum \frac{I_{Q+}}{I_{Q-}} .$$

(12)

$$I_{Q1} + I_{Q2} = I_{Q1} + I_{Q2},$$

(13)
IV. SIMULATION RESULTS

The performance of the circuit has been studied through simulation results using HSPICE by level 49 parameters (BSIM3v3.2) in 0.18µm standard CMOS technology. The aspect ratio of transistors is shown in Table I. The simulation results in Fig. 7 and Fig. 8 show output of the converter for the input signals of sinusoidal and triangular waveform, respectively, with the peak amplitude of 200nA at frequency of 100Hz.

The equation (15) clearly indicates that the output current $I_{out} = I_{rms}$ is the root-mean-square value of the input current $I_{in}$. The complete circuit diagram of the proposed RMS-to-DC converter is depicted in Fig. 6.

![The proposed square root circuit.](image)

The relative error, calculated by equation (16), is depicted in Fig. 9 for sinusoidal and triangular waves. A less than 3% and 2.7% error is achieved for amplitudes between 50nA and 300nA of triangular and sinusoidal waves, respectively. We can notice that the ripple at low frequencies is higher than the high frequency. This is due to that, in this case, the capacitor C is selected for $f_c = 100Hz$. Maximum ripple error is 1% for amplitude of 500 nA at frequency of 100 Hz.

Simulation results shows that, bandwidth of the converter is 3.7 MHz and also the power consumption of the circuit for maximum accepted input current (500 nA) is less than 1 µW.

![Time response of a triangular input current (solid) and output current (dotted) of the converter.](image)

<table>
<thead>
<tr>
<th>Transistor</th>
<th>W/L (µm/µm)</th>
<th>Transistor</th>
<th>W/L (µm/µm)</th>
</tr>
</thead>
<tbody>
<tr>
<td>M1-M2</td>
<td>2/0.5</td>
<td>M3-M4</td>
<td>2/0.5</td>
</tr>
<tr>
<td>M7-M9</td>
<td>2/0.5</td>
<td>M10-M11</td>
<td>2/1</td>
</tr>
<tr>
<td>M12-M15</td>
<td>2.5/0.5</td>
<td>M16-M22</td>
<td>2/0.5</td>
</tr>
<tr>
<td>M23-M30</td>
<td>2/1</td>
<td>M31-M32</td>
<td>4/1</td>
</tr>
</tbody>
</table>

Relative error $= \frac{I_{rms} \text{ (theoretical)} - I_{rms} \text{ (simulated)}}{I_{rms} \text{ (theoretical)}} \times 100\%$ (16)

To provide more insight into the technique proposed here, a comparison was made between simulation results of this work and measurement results of the formerly reported CMOS RMS-to-DC converters. Table II summarizes this comparison by showing some important parameters of the converters.

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Ref.[11]</th>
<th>Ref.[12]</th>
<th>Proposed circuit</th>
</tr>
</thead>
<tbody>
<tr>
<td>Technology</td>
<td>0.18µm</td>
<td>0.5µm</td>
<td>0.18µm</td>
</tr>
<tr>
<td>Supply voltage</td>
<td>1V</td>
<td>1.5V</td>
<td>0.9V</td>
</tr>
<tr>
<td>Power dissipation</td>
<td>&lt;3µW</td>
<td>&gt;100µW</td>
<td>&lt;1µW</td>
</tr>
<tr>
<td>Circuit complexity (transistor no.)</td>
<td>42 MOS</td>
<td>40 MOS</td>
<td>32 MOS</td>
</tr>
<tr>
<td>Input range</td>
<td>50nA-500nA</td>
<td>12µA-22µA</td>
<td>50nA-500nA</td>
</tr>
<tr>
<td>Maximum Relative Error</td>
<td>3%</td>
<td>3%</td>
<td>3%</td>
</tr>
<tr>
<td>Bandwidth</td>
<td>3 MHz</td>
<td>Not reported</td>
<td>3.7 MHz</td>
</tr>
</tbody>
</table>
V. CONCLUSION

In this paper, a very low-power, low-voltage current-mode RMS-to-DC converter based on MOS translinear principles operating in weak inversion region is presented. Simulation results have been given to confirm the validity of the theoretical analysis. According to results, the converter has low power consumption (<1µW), low power supply voltage (0.9V), and wide input range (50nA to 500nA).

ACKNOWLEDGMENT

The author would like to thank Director of Electronic Research Center and Assoc. Prof. Dr. J. Azhari of Iran University of Science & technology for several good suggestions and helping to improve this paper.

REFERENCES