• Home
  • Inesc-ID
  • Laboratory of Embedded Electronic Systems
  • J.P. Teixeira
J.P. Teixeira

J.P. Teixeira
Verified
J.P. verified their affiliation via an institutional email.
Verified
J.P. verified their affiliation via an institutional email.
  • PhD
  • Professor (Full) at Inesc-ID

About

252
Publications
543,500
Reads
How we measure 'reads'
A 'read' is counted each time someone views a publication summary (such as the title, abstract, and list of authors), clicks on a figure, or views or downloads the full-text. Learn more
8,453
Citations
Current institution
Inesc-ID
Current position
  • Professor (Full)

Publications

Publications (252)
Conference Paper
Full-text available
The use of Real-Time Operating Systems (RTOSs) became an attractive solution to simplify the design of safety-critical real-time embedded systems. Due to their stringent constraints such as battery-powered, high-speed and low-voltage operation, these systems are often subject to transient faults originated from a large spectrum of noisy sources, am...
Chapter
Hardware/Software (hw/sw) systems changed the human way of living. Internet of Things (IoT) and Artificial Intelligence (AI), now two dominant research themes, are intended and expected to change it more. Hopefully, for the good. In this book chapter, relevant challenges associated with the development of a “society” of intelligent smart objects ar...
Chapter
Internet of Things (IoT) applications present significant challenges regarding security, safe operation and power management. In the hardware part of each IoT device, CMOS memories occupy a significant percentage of the Integrated Circuits’ silicon area. With device scaling down, performance and reliability challenges exist, namely caused by parame...
Chapter
Ultra-low-power strategies have a huge importance in today's integrated circuits designed for internet of everything (IoE) applications, as all portable devices quest for the never-ending battery life. Dynamic voltage and frequency scaling techniques can be rewarding, and the drastic power savings obtained in subthreshold voltage operation makes th...
Chapter
Human-Computer Interaction (HCI) applications need reliable hardware and the development of today’s sensors and cyber-physical systems for HCI applications is critical. Moreover, such hardware is becoming more and more self-powered, and mobile devices are today important devices for HCI applications. While battery-operated devices quest for the nev...
Chapter
The low power quest in CMOS integrated circuits is pushing power-supply voltages to enter the subthreshold levels. The drastic power savings obtained in subthreshold voltage operation makes this an important technique to be used in battery-operated devices. However, working at subthreshold power-supply voltages, frequency operation has to be reduce...
Chapter
The Internet of Things (IoT) paradigm is enabling easy access and interaction with a wide variety of devices, some of them self-powered, equipped with microcontrollers, sensors and sensor networks. Low power and ultra-low-power strategies, as never before, have a huge importance in today’s CMOS integrated circuits, as all portable devices quest for...
Article
Data acquisition hardware of ITER diagnostics if located in the port cells of the tokamak, as an example, will be irradiated with neutrons during the fusion reactor operation. Due to this reason the majority of the hardware containing Field Programmable Gate Arrays (FPGA) will be placed after the ITER bio-shield, such as the cubicles instrumentatio...
Article
The purpose of this paper is to present a methodology for Field Programmable Gate Array based designs, either to reduce power consumption or to boost performance during product lifetime. The methodology includes a performance sensor, focusing long-term parametric variations like Process, power-supply Voltage, Temperature and Aging, and a Single Eve...
Conference Paper
Full-text available
In nanoscale FPGAs, variability, aging and radiation effects significantly limit system performance and reliability, which is a relevant problem in safety-critical applications associated with long life operation products. The impact of Single Event Upsets (SEU) on system correct operation is usually estimated by the FPGA vendor. In this paper a te...
Article
The purpose of this paper is to present a Fault-Tolerance methodology for FPGA-based designs, focusing power reduction or performance enhancement during on-field operation. The methodology is based on a new performance sensor which predictively detects errors in critical paths, either allowing power-supply voltage (VDD) to be reduced, or clock freq...
Conference Paper
The data acquisition and control instrumentation in port cell cubicles of tokamak ITER will be irradiated with neutrons, during the fusion reactor operation. A Virtex-6 FPGA from Xilinx (XC6VLX365T-1FFG1156C) is used on the ATCA-IO-PROCESSOR board, included in the ITER Catalog of I&C products — Fast Controllers. The Virtex-6 is a re-programmable lo...
Article
Accurate test effectiveness estimation for analogue and mixed-signal Systems on Chip (SoCs) is currently prohibitive in the design environment. One of the factors that sky rockets fault simulation costs is the number of structural faults which need to be simulated at circuit-level. In this paper we present a novel fault list compression technique t...
Article
The work developed consists in an aging-aware dynamic voltage or frequency scaling methodology, to be used in long-term operation, using global and local performance sensors. Methodology allows circuits to be dynamically optimized, during their life-time, according to one of two possible needs: (1) restrict power consumption, by reducing power-supp...
Article
This paper presents the Scout Flip-Flop, a new performance Sensor for toleranCe and predictive detectiOn of delay-faUlTs in synchronous digital circuits. The sensor is based on a new master-slave Flip-Flop (FF), the Scout FF, with built-in functionality to locally (inside the FF) create two distinct guard-band windows: (1) a tolerance window, to in...
Conference Paper
Full-text available
The work developed consists in a power or performance optimization methodology, for long-term operation, using global and local aging aware performance sensors. Methodology allows circuits to be dynamically optimized, during their life-time, according with one of two possible needs: (1) restrict power consumption, by reducing power-supply voltage t...
Conference Paper
Full-text available
The purpose of this paper is to highlight relevant challenges of engineering education, in a rapidly changing world. Our views are the consequence of 40 years' experience performing education, research and training on electrical and computer engineering mainly at Instituto Superior Técnico (IST) University of Lisbon, but also in two other Higher Ed...
Conference Paper
In nanoscale FPGAs, variability and aging significantly limit performance. In this paper, a novel aging monitoring methodology for FPGA-based designs to mitigate those effects is proposed. Local sensors are embedded in the configured functionality, monitoring critical paths, at production or during product lifetime. No design freeze (slice and rout...
Patent
A presente invenção refere-se a um sistema para optimizar de forma dinâmica a operação ao longo da vida de circuitos integrados digitais síncronos, permitindo que os circuitos sejam optimizados de acordo com duas necessidades possíveis: (i) restringir a dissipação de potência, reduzindo a tensão de alimentação para o valor mínimo que impede a ocorr...
Article
Full-text available
In current CMOS nanometer technologies, aging effects may appear after relatively short operating times, compared to the expected lifetime of circuits. Therefore, there is an increasing need for on-chip aging monitoring, especially in high-performance, safety critical systems. This paper presents a programmable aging sensor that can be embedded in...
Article
As process technology continues to shrink, Process Variations and Aging effects have an increasing impact on the reliability and performance of manufactured circuits. Aging effects, namely due to Negative Bias Temperature Instability (NBTI) produce performance degradation as time progresses. This degradation rate depends on a) Operational condition...
Data
This paper describes the implementation and test of a control and data acquisition board designed to beintegrated on systems demanding high availability and reliability, foreseen for future experiments likeITER or other long operation fusion devices. The Advanced Telecommunications Computing Architecture(ATCA) standard (PICMG 3.0 and 3.4) was selec...
Article
An in-house development of an Advanced Telecommunications Computing Architecture (ATCA) board for fast control and data acquisition, with Input/Output (IO) processing capability, is presented. The architecture, compatible with the ATCA (PICMG 3.4) and ATCA eXtensions for Instrumentation (AXIe) specifications, comprises a passive Rear Transition Mod...
Article
The circuit failure prediction technique is a different aging sensor approach proposed to address the issue of aging-aware power or frequency tuning with predictive fault detection. The idea behind this approach is to anticipate system failure before it really occurs, using an early signal capture at critical selected memory cells. Their major appl...
Article
Full-text available
The implementation of complex, high-performance digital functionality in nanometer CMOS technologies faces significant design and test challenges related to the increased susceptibility to process variations and environmental or operation-dependent disturbances. This paper proposes the application of unified semi-empirical propagation delay variati...
Conference Paper
The implementation of an ATCA/AXIe board, developed for fast control and data acquisition systems of nuclear fusion devices, is presented. The implemented board was designed for systems requiring high levels of reliability and availability, such as those of long duration discharges or steady-state operation nuclear fusion experiments. Following ITE...
Conference Paper
This paper presents an analysis of the implications of clock gating techniques on the increase of aging degradations in new node digital circuits. NBTI is the dominant effect that cause long-term performance degradations over time, and circuit operating conditions may increase significantly these degradations, namely with high power-supply voltage...
Article
Full-text available
The impact of parametric variations on digital circuit performance is increasing in nanometer Integrated Circuits (IC), namely of Process, power supply Voltage and Temperature (PVT) variations. Moreover, circuit aging also impacts circuit performance, especially due to Negative Bias Temperature Instability (NBTI) effect. A growing number of physica...
Article
In this article, novel FIFO and RAM-based Synchronization Modules to keep synchronism throughout the input channels of a Data Acquisition Electronics (DAE) system are proposed. DAE is a main component of a Medical Imaging System, namely, a Positron Emission Mammography (PEM) system. DAE input data comes from a scanner constituted by an array of sci...
Article
Electronic design of high-performance digital systems in nano-scale CMOS technologies under Process, power supply Voltage, Temperature and Aging (PVTA) variations is a challenging task. Such variations induce abnormal timing delays leading to systems errors, harmful in safety-critical applications. Performance Failure Prediction (PFP), instead of e...
Conference Paper
The objective of this paper is to propose a performance failure prediction methodology for FPGA-based designs, based on the use of a novel built-in programmable delay sensor. Digital Clock Managers (DCM) is used to fine tune the unsafe observation interval. The design procedure is described, including the constrained placement of some delay sensors...
Conference Paper
Full-text available
The ITER Fast Plant System Controllers (FPSC) are based on embedded technologies and will be devoted to both data acquisition tasks (sampling rates >1 kSPS) and control purposes in closed-control loops whose cycle times are below 1 ms. Fast Controllers will be dedicated industrial controllers with the ability to: i) supervise other fast and/or slow...
Conference Paper
This paper presents a new approach on aging sensors for synchronous digital circuits. An adaptive error-prediction flip-flop architecture with built-in aging sensor is proposed, performing on-line monitoring of long-term performance degradation of CMOS digital systems. The main advantage is that the sensor's performance degradation works in favor o...
Article
The purpose of this paper is to demonstrate that adequate delay modeling of Field Programmable Gate Array (FPGA) "elements," together with time borrowing techniques, can be effectively used to define the lowest power supply voltage (VDD) value that allows correct functionality to be assured, within a specified system performance. One of the key tec...
Article
Electronic design of high-performance digital systems in nano-scale CMOS technologies under Process, power supply Voltage, Temperature and Aging (PVTA) variations is a challenging process. Such variations induce abnormal timing delays leading to systems errors, harmful in safety-critical applications. Performance Failure Prediction (PFP), instead o...
Article
In current nanometer technologies, aging effects (due for instance to Negative Bias Thermal Instability) may appear after relatively short operating times, compared to the expected lifetime of circuits, even for relatively short-cycle consumer electronics. Therefore, there is an increasing need for on-chip aging monitoring. This paper presents a pr...
Article
The implementation of complex, high-performance functionality in nano-CMOS technologies faces significant design and test challenges related to the increased susceptibility to process variations and environmental or operation-dependent disturbances. This paper describes the application of semi-empirical propagation delay variation models to estimat...
Article
The purpose of this paper is to demonstrate that adequate delay modeling of Field Programmable Gate Array (FPGA) "elements," together with time borrowing techniques, can be effectively used to define the lowest power supply voltage (VDD) value that allows correct functionality to be assured, within a specified system performance. One of the key tec...
Article
Full-text available
The use of Real-Time Operating Systems (RTOSs) became an attractive solution to simplify the design of safety-critical real-time embedded systems. Due to their stringent constraints such as battery-powered, high-speed and low-voltage operation, these systems are often subject to transient faults originated from a large spectrum of noisy sources, am...
Conference Paper
Full-text available
Technology scaling has changed the Static Random Access Memory (SRAM) test scenario, leading to an insufficiency of the usually adopted functional fault models. In this sense, these fault models are no longer able to correctly reproduce the effects caused by some defects generated during the manufacturing process. In this paper, we investigate the...
Article
Full-text available
Power Supply Noise (PSN) may be induced by environmental or operational conditions, and has impact on digital systems performance. Field Programmable Gate Array (FPGA) vendors “hide” this effect, by offering more conservative performance specifications, so that users do not have to worry about it. The purpose of this paper is to characterize the im...
Conference Paper
The purpose of this paper is to present a new method and structure for the automatic configuration of a digital system to unknown delays in synchronous input data channels. The method makes possible to restore synchronism in node-to-node communication. Synchronism may be lost due to different delays introduced by the various communication channels....
Conference Paper
The purpose of this paper is to present a predictive error detection methodology, based on monitoring of long-term performance degradation of semiconductor systems. Delay variation is used to sense timing degradation due to aging (namely, due to NBTI), or to physical defects activated by long lifetime operation, which may occur in safety-critical s...
Conference Paper
In this paper, circuit failure prediction by timing degradation is used to monitor semiconductor aging, which is a safety-critical problem in the automotive market. Reliability and variability issues are worsening with device scaling down. For safe operation, we propose on-chip, on-line aging monitoring. A novel aging sensor (to be selectively inse...
Conference Paper
Full-text available
Electronic systems for safety-critical automotive applications must operate for many years in harsh environments. Reliability issues are worsening with device scaling down, while performance and quality requirements are increasing. One of the key reliability issues is long-term performance degradation due to aging. For safe operation, aging monitor...
Article
There is a continuously increasing demand for lower power consumption and higher operating frequencies in digital systems. In addition, external or operation-induced disturbances may significantly affect circuit functionality or performance. This paper analyzes the effect of power supply disturbances on the propagation delays of digital circuits im...
Article
The purpose of this paper is to present a novel built-in Clock Domain Crossing (CDC) test and diagnosis methodology for Globally Asynchronous, Locally Synchronous (GALS) systems. The methodology allows design and prototype validation, low maintenance and repair costs, and production / lifetime at-speed test. Moreover, high resolution diagnosis is o...
Conference Paper
There is a continuously increasing demand for lower power consumption and higher operating frequencies in digital systems. In addition, external or operation-induced disturbances may significantly affect circuit functionality or performance. This paper analyzes the effect of power supply disturbances on the propagation delays of digital circuits im...
Conference Paper
We present results on the characterization of the Clear-PEM breast imaging scanner. Clear-PEM is a dual-head Positron Emission Mammography scanner using APD-based detector modules that are capable of measuring depth-of-interaction (DOI) with a resolution of 2 mm in LYSO:Ce crystals. The full system comprises 192 detector modules in a total of 6144...
Article
Full-text available
In nanometer technologies, as variability is becoming one of the leading causes for chip failures, signal integrity is a key issue for high-performance digital System-on-Chip (SoC) products. In this paper, analysis is focused on the occurrence of Delay-faults due to Power-supply disturbances in nanometer technologies. Using a previously proposed VT...
Conference Paper
Full-text available
Positron Emission based mammography systems are expected to constitute a significant breakthrough in the early diagnosis of breast cancer. This may lead to a significant enlargement in the horizon of women life, since breast cancer is considered to be among the most deadly types. With this purpose, a consortium has been built to develop a mammograp...
Conference Paper
Observability is mandatory for debugging purposes in all microelectronic systems. Mixed signal cores, in particular, require high observability in order to allow post production debug and to drive the design enhancements towards the real non-ideal behaviour monitored in individual modules. Controllability is also a major advantage in the design-for...
Conference Paper
Complex electronic systems for safety or mission-critical applications (automotive, space) must operate for many years in harsh environments. Reliability issues are worsening with device scaling down, while performance and quality requirements are increasing. One of the key reliability issues is to monitor long-term performance degradation due to a...
Conference Paper
Full-text available
As IC technology scales down, signal integrity issues such as power supply noise and clock skews are becoming one of the major concerns of gigahertz system-on-chip (SoC) design. Considering that one of the most important mechanisms to degrade signal integrity is electromagnetic interference (EMI), this paper analyzes the effectiveness of a clock du...
Article
In the framework of the Clear-PEM project for the construction of a high-resolution scanner for breast cancer imaging, a very compact and dense frontend electronics system has been developed for readout of multi-pixel S8550 Hamamatsu APDs. The frontend electronics are instrumented with a mixed-signal Application-Specific Integrated Circuit (ASIC),...
Conference Paper
Full-text available
The purpose of this paper is to present a new robust methodology for synchronous communications in a BUS, connecting multi-clock domains. Traditionally, when robust solutions are needed, an asynchronous communication is used. However, the low transfer rates associated with asynchronous solutions make them inadequate for high performance digital sys...
Conference Paper
The purpose of this paper is to present recent developments in the off-detector electronics of a PET (Positron Emission Tomography) system for mammography imaging. In particular, problems and solutions associated with the integration of its Data Acquisition Electronics are targeted. Synchronism is a critical issue in the DAE system. A resynchroniza...
Conference Paper
A Portuguese consortium has developed a PET scanner dedicated to breast cancer detection (Clear-PEM within the framework of the international Crystal Clear Collaboration at CERN. In the construction of this scanner several challenges have been addressed, from the design of the photon's detector, front-end electronics and data acquisition systems up...
Conference Paper
Complex electronic systems for safety or mission-critical applications (automotive, space) must operate for many years in harsh environments. Reliability issues are worsening with device scaling down, while performance and quality requirements are increasing. One of the key reliability issues is to monitor long-term performance degradation due to a...
Article
The implementation of complex functionality in low-power (LP) nano-CMOS technologies must be carried out in the presence of enhanced susceptibility to PVT (Process, power supply Voltage and Temperature) variations. VT variations are environmental or operation-dependent parametric disturbances. Power constraints (in normal and test mode) are critica...
Article
The implementation of complex, high-performance functionalities in low-power nano-CMOS technologies faces significant design and test challenges related to the increased susceptibility to environmental or operation-dependent disturbances, process variations or emerging defect types. This paper describes the application of semi-empirical propagation...
Conference Paper
Obtaining images with high resolution and contrast from short exams is crucial for the viability of Positron Emission Mammography as an early breast cancer detection technique. The Clear-PEM detector is a Positron Emission Mammography scanner, developed by the Portuguese Consortium in the framework of the Crystal Clear Collaboration at CERN, based...
Conference Paper
Full-text available
We present an overview of the Clear-PEM breast imaging scanner. Clear-PEM is a unique dual-head Positron Emission Mammography scanner using APD-based detector modules that are capable of measuring depth-of-interaction (DOI) with a resolution of 2 mm in 20 mm long LYSO:Ce crystals. Such capability leads to an image spatial resolution of 1.2 mm and a...
Conference Paper
As IC technology scales down, interconnect issues are becoming one of the major concerns of gigahertz system-on-chip (SoC) design. Voltage distortion (power supply noise) and delay violations (signal and clock skews) dramatically contribute to signal integrity loss. As a consequence, performance degradation, reliability problems and ultimately, fun...
Article
Full-text available
This article proposes a new methodology for enhancing SoC signal integrity without degrading performance in the presence of power-ground voltage transients. The underlying principle is the dynamic adaptation of the clock duty cycle to propagation delay variation along disturbed logic paths. This methodology makes digital circuits more robust to pow...
Article
Full-text available
The Compact Muon Solenoid (CMS) detector is described. The detector operates at the Large Hadron Collider (LHC) at CERN. It was conceived to study proton-proton (and lead-lead) collisions at a centre-of-mass energy of 14 TeV (5.5 TeV nucleon-nucleon) and at luminosities up to 1034 cm−2 s−1 (1027 cm−2 s−1). At the core of the CMS detector sits a hig...
Conference Paper
The implementation of complex functionality in low-power nano-CMOS technologies leads to enhance susceptibility to parametric disturbances (environmental, and operation-dependent). The purpose of this paper is to present recent improvements on a methodology to exploit power-supply voltage and temperature variations in order to produce fault-toleran...
Conference Paper
This paper describes a thermal and power-supply tolerant design methodology for pipeline based circuits. It is shown that by making the circuit more tolerant to VDD and temperature (T) instability, even in the presence of process variations, a yield loss reduction is achieved. The goal is to improve signal integrity in the presence of power-supply...
Conference Paper
Full-text available
A new methodology is proposed to increase the robustness of pipeline-based circuits. The goal is to improve signal integrity in the presence of power-supply voltage (V<sub>DD</sub>) and/or temperature (T) variations, without degrading circuit performance. In the proposed methodology, we dynamically control the instant of data capture (the clock edg...
Article
Built-in self-test (BIST) is a key design-for-testability technique for digital systems in nanometre technologies. BIST design is usually quite intrusive. In fact, BIST-per-scan or BIST-per-clock schemes require the replacement of all circuit registers by modified flip-flops or registers with extra functionality, which may lead to unacceptable area...
Article
Full-text available
Dans IET Computers & Digital Techniques, serie 5, vol. 1, p443
Conference Paper
In this paper, a new methodology is proposed to improve digital circuit signal integrity, in the presence of power-supply voltage (Vdd) and temperature (T) variations. The underlying principle of the proposed methodology is to introduce on-line additional tolerance, by dynamically controlling the instant of occurrence of the clock edge trigger driv...
Conference Paper
As IC technology scales down, power supply voltage and temperature variations play an increasing role in signal integrity loss, which lead to performance degradation, reliability problems and functional errors. In this paper, we propose a new methodology to improve synchronous circuits' tolerance to power-supply voltage and temperature oscillations...
Article
Full-text available
The energy resolution of the barrel part of the CMS Electromagnetic Calorimeter has been studied using electrons of 20 to 250 GeV in a test beam. The incident electron's energy was reconstructed by summing the energy measured in arrays of 3x3 or 5x5 channels. There was no significant amount of correlated noise observed within these arrays. For elec...
Article
Full-text available
This work presents probabilistic methods for testability analysis at RTL and their use to evaluate the sensitivity of a digital circuit to Single Event Upsets (SEUs). A new probabilistic testability metric is proposed, in order to evaluate if the possible changes caused by SEUs are ignored or propagated by the dynamic behavior of the circuit. The n...
Article
Full-text available
The Clear-PEM scanner for positron emission mammography under development is described. The detector is based on pixelized LYSO crystals optically coupled to avalanche photodiodes and readout by a fast low-noise electronic system. A dedicated digital trigger (TGR) and data acquisition (DAQ) system is used for on-line selection of coincidence events...
Conference Paper
Full-text available
As IC technology scales down, power supply instability may dramatically contribute to signal integrity loss. In this paper, the authors propose a new methodology to enhance circuit tolerance to power-supply voltage (VDD1) local variations, without degrading its performance. The underlying idea is to add additional tolerance to the edge trigger of t...
Article
Full-text available
As IC technology scales down, power supply instability may dramatically contribute to signal integrity loss. In this paper, we propose a new methodology to enhance circuit tolerance to powersupply voltage (VDD) local variations, without degrading its performance. The underlying idea is to add additional tolerance to the edge trigger of the clock si...
Article
Full-text available
The Large Hadron Collider at CERN is due to begin operation at the end of 2007 opening a new energy frontier in particle physics. The LHC is ultimately expected to operate at L=10E34 cm2/s and the CMS detector has been designed to cope with the high radiation and event rates expected at this luminosity. However, after several years of running at th...
Article
Full-text available
CMS is a general purpose experiment, designed to study the physics of pp collisions at 14 TeV at the Large Hadron Collider ( LHC). It currently involves more than 2000 physicists from more than 150 institutes and 37 countries. The LHC will provide extraordinary opportunities for particle physics based on its unprecedented collision energy and lumin...
Article
Full-text available
This report presents the capabilities of the CMS experiment to explore the rich heavy-ion physics programme offered by the CERN Large Hadron Collider (LHC). The collisions of lead nuclei at energies , will probe quark and gluon matter at unprecedented values of energy density. The prime goal of this research is to study the fundamental theory of th...
Article
The calorimeter trigger synchronization of the Compact Muon Solenoid experiment at the large hadron collider (LHC) is presented. The synchronization method is implemented in the synchronization and link board (SLB). The board allows the synchronization of electromagnetic and hadronic trigger primitives at the LHC frequency (40.08 MHz) and its trans...
Article
The Clear-PEM detector system is a compact positron emission mammography scanner with about 12000 channels aiming at high sensitivity and good spatial resolution. Front-end, Trigger, and Data Acquisition electronics are crucial components of this system. The on-detector front-end is implemented as a data-driven synchronous system that identifies an...
Article
The Clear-PEM detector is a positron emission mammography scanner based on a high-granularity avalanche photodiode readout with 12 288 channels. The front-end sub-system is instrumented with low-noise 192:2 channel amplifier-multiplexer ASICs and free-running sampling ADCs. The off-detector trigger, implemented in a FPGA based architecture, compute...
Article
Full-text available
The amplitude of the signal collected from the PbWO4 crystals of the CMS electromagnetic calorimeter is reconstructed by a digital filtering technique. The amplitude reconstruction has been studied with test beam data recorded from a fully equipped barrel supermodule. Issues specific to data taken in the test beam are investigated, and the implemen...
Article
Full-text available
The main aspects of the design and test (D&T) of a reconfigurable architecture for the Data Acquisition Electronics (DAE) system of the Clear-PEM detector are presented in this paper. The application focuses medical imaging using a compact PEM (Positron Emission Mammography) detector with 12288 channels, targeting high sensitivity and spatial resol...
Article
Full-text available
At the Large Hadron Collider at CERN the proton bunches cross at a rate of 40 MHz. At the Compact Muon Solenoid experiment the original collision rate is reduced by a factor of O (1000) using a Level-1 hardware trigger. A subsequent factor of O (1000) data reduction is obtained by a software-implemented high level trigger (HLT) selection that is ex...
Article
Full-text available
The design and evaluation of the imaging system Clear-PEM for positron emission mammography, under development by the PEM Consortium within the framework of the Crystal Clear Collaboration at CERN, is presented. The proposed apparatus is based on fast, segmented, high atomic number radiation sensors with depth-of-interaction measurement capabilitie...
Conference Paper
This work presents probabilistic methods for testability analysis at RTL and their use to guide DFT techniques like partial-scan and TPI. Controllability is analyzed using an approach that takes into account correlations within pre-defined groups formed based on an originally proposed heuristic. A method for observability computation at RTL based o...
Conference Paper
Full-text available
New product development using nanometer semiconductor technologies require high-quality BIST solutions able to uncover dynamic faults. Most existing solutions rely on test-per-scan BIST, for high fault coverage. However, reconfiguration, in test mode, may significantly modify delays in signal paths, thus reducing the degree of confidence of dynamic...
Conference Paper
Detection of physical defects (or transient faults) in nanometer products is very challenging. Parametric test, using variable power supply voltage, clock frequency and temperature can be rewarding. However, their impact on digital system performance needs to be evaluated. In this paper, a novel semi-empirical analytical model to compute, at logic...

Questions

Questions (2)
Question
This question is closely related with a previous question I raised in this Forum: "What is the characteristic of matter that we refer as "electric charge"?"
As stated in my previous question, the main objective of bringing this topic to discussion is to try to understand the fundamental physical phenomena associated with the Universe we live in, where energy, matter and other key ingredients, like the Laws that govern them, which all together seem to play a harmonious role, so harmonious that even life, as we know it, can exist in this planet.
My background is from engineering. Hence, I am trying to go deep into the causes behind the effects, the physical phenomena that support the Universe as we know it, prior to go deep into complex mathematical models and formulation, which may obscure reality.
With an open mind, I try to ask questions whose answers may help us to understand the whys, rather than to prove theories and their formulations.
From our previous discussion, it became clear that mass and electric charge are two inseparable attributes of matter. Moreover, Electromagnetic (EM) fields propagate through vacuum. Hence, no physical matter is required for energy or information flow through the Universe. However, electric charges remain clustered in physical matter, i.e., they require, not vacuum, but matter.
Matter has the property of radiation. Matter under Gravitational (G) and EM fields is subjected to forces, producing movement. Radiation depends strongly on Temperature.
The absolute limit of T is 0º Kelvin. At this limit, particle movement stops. Magnetic fields depend on moving electric charges; as, at this limit, movement vanishes, then Magnetic fields should vanish with it. As Electrical and Magnetic fields are nested in each other, so does Electric field and consequently the effect of EM fields (and, hence, radiation, too) should vanish as T approaches 0ºK. Black Holes (BH) do not radiate, their Temperature being close to 0ºK.
Can we assume that EM fields ultimately vanishes as T approaches 0ºK?
Could this help explaining why protons in an atomic nucleus stay together, and are not violently scattered away from each other?
Would it be reasonable to assume that the atomic nucleuses are at Temperatures close to 0ºK, although electrons and matter, at macroscopic level, are at Room Temperature?
What is really the Temperature of atomic nucleuses? Can we measure it? Is it possible that a cloud of electrons, either orbiting the atoms nucleuses or moving as free electrons, play a shielding effect, capturing the energy associated with Room Temperature, and preventing the nucleuses from heating? Can atom's nucleus Temperature be close to 0ºK, like it occurs in BH?
Question
The reason for formulating the Question:
The question raised by I.C. Teixeira is relevant, and puts in evidence how limited is our knowledge and understanding of the Universe we live in.
From an engineering point of view, we observe reality (the physical world in which we live), we try to understand it, mainly using a cause-effect perspective, we propose a scientific theory, and we try to prove our allegations using abstract models to describe what we observed.
For instance, we observe an attractive force between physical bodies. Sir Isaac Newton brilliantly discovered the Gravitational field, and elegantly proposed a first-order model to measure the gravitational force between two bodies, of mass m1 and m2 at a distance d. The well-known formula F=G m1.m2/square(d) describes the value of such force.
As I understand it, the existence of matter as we know it is the cause behind the effect – the gravitational field. The mass is the model parameter that describes the quantity of matter of a body, made of chemical elements and compounds, well ‘classified’ in the Mendeleev Table of Elements. So, really the existence of the physical matter we find in Nature has an effect – these bodies influence themselves, through an attractive force – Gravitation.
However, we observe that not only attractive forces exist between bodies. In fact, there are repulsive forces too. This is very fortunate, because otherwise if only attractive forces exist, the Universe would finally collapse, or implode. Hence, our observation leads us to another reality of matter. The repulsive forces are the effect of another field of influence among bodies – what we came to call the Electromagnetic Field (EM).
What is the cause behind the EM field? Well, James Clerk Maxwell was a genius who observed these effects, and identified two types of electric charges, which can either exhibit an attractive or repulsive force, depending on the fact that they are of opposite or equal polarity, respectively. Maxwell equations brilliantly describe the EM field and the resulting forces. Again, we are very fortunate to live in such Universe, because information flow and life ultimately depends on it.
So, the reason for my question.
What is the characteristic of matter that we refer as “electric charge”?
What are the physical phenomena that originate such EM fields?
While mass is the model parameter that describes the quantity of matter of a body, what is the physical reality in matter behind what we refer as an electric charge?
Why elementary particles (protons) exhibit an opposite polarity of other elementary particle (electrons)?

Network

Cited By