EDPEPPS: an integrated environment for the parallel development life-cycle


University of Westminster, Centre for Parallel Computing, 115 New Cavendish Street, London W1M 8JS, UK

Abstract

This paper describes an environment for performance-oriented design of portable parallel software. The environment consists of a graphical design tool for building parallel algorithms, a state-of-the-art simulation engine, a CPU characterisation tool, a distributed debugging tool and a visualisation/replay tool. The environment is used to model a virtual machine composed of a cluster of heterogeneous workstations interconnected by a local area network. The simulation model used is modular and its components are interchangeable which allows easy re-configuration of the platform. The model is validated using experiments on two parallel Givens linear solver algorithms with average errors of about 8%. © 2000 Elsevier Science B.V. All rights reserved.

Keywords: Performance prediction; Graphical design; Simulation; Visualisation; Parallel programming environments

1. Introduction

A major obstacle to the widespread adoption of parallel computing in industry is the difficulty in program development due mainly to lack of parallel programming design tools. In particular, there is a need for performance-oriented tools, especially for clusters of heterogeneous workstations, to enable software designers to choose between design alternatives such as different parallelisation strategies or paradigms. A portable message-passing environment such as parallel virtual machine (PVM) [6] permits a heterogeneous collection of networked computers to be viewed by an application as a single distributed-memory parallel machine. Rapid prototyping is a useful approach to the design of (high-performance) parallel software in that complete algorithms, outline designs, or even rough schemes can be evaluated at a relatively early stage in the program development life-cycle, with respect to possible platform configurations, and mapping strategies. Modifying the platform configurations and mappings will permit the prototype design to be refined, and this process may continue in an evolutionary fashion throughout the life-cycle before any parallel coding takes place.

The EDPEPPS environment described in this paper is based on a rapid prototyping philosophy and comprises five main tools:

- A graphical design tool (PVMGraph) [7] for designing of parallel applications, based on PVM.
- A simulation utility (SES/Workbench [16]) based on discrete-event simulation.
• A visualisation tool (PVMVis) for animation of program execution using traces generated by the simulator and visualisation of platform and network performance measures and statistics.

• A CPU characteriser for computational code based on basic operations in C to allow the simulator to predict the execution time of each block depending on which machine the code is executed.

• A debugging tool (PVMDebug) based on the distributed debugging tool DDBG [9] which provides debugging functionalities for distributed C/PVM programs.

Other tools used in the environment for integration purposes are:

• A trace instrumentation utility (Tape/PVM) [11].

• A translator (SimPVM) [4] from C/PVM code to queueing network graphical representation.

• A translator from existing C/PVM parallel applications into PVMGraph graphical representation (C2Graph) based on the SAGE++ toolkit [2].

The advantage of the EDPEPPS environment is that the cyclic process of design-simulate-visualise is executed within the same environment. Also the EDPEPPS environment allows generation of code for both simulation and real execution to run on the target platform if required. EDPEPPS is also modular and extensible to allow modifications and change of platforms and design as and when required.

This paper describes the various tools within the EDPEPPS environment and presents a case study for validation of the models used. In the next section we describe several modelling tools with similar aims to EDPEPPS and we highlight the differences between them. In Section 3 we describe the different tools in the EDPEPPS environment. In Section 4 we present results obtained from the case study. Finally, in Section 5 we present conclusions and future work.

2. Parallel system performance modelling tools

Several parallel software modelling environments supporting performance engineering activities have been developed recently [12] but few of them follow the prototyping approach of EDPEPPS. In this section, we describe the most significant of these environments and compare them with the EDPEPPS environment.

The GRADE (GRAPhical Development Environment) [9], part of the SEPP (Software Engineering for Parallel Processing) toolset [17] supports the main activities in the parallel software development cycle in a similar way to EDPEPPS. The key difference to EDPEPPS is its graphical language, GRAPNEL [8], which is based on its own message passing interface implemented on top of PVM and therefore does not model exactly the semantics of C/PVM (unlike EDPEPPS). In addition, GRAPNEL is a “pure” graphical language in the sense that even the sequential part of each process must be described graphically, a potentially time consuming process. In EDPEPPS, combined graphical and textual representations are permitted.

The HAMLET environment [14] supports the development of real-time applications based on two specific platforms, transputers and PowerPCs. EDPEPPS focuses on the development of portable parallel applications based on PVM and heterogeneous workstation clusters. HAMLET consists of a design entry system (DES), a specification simulator (HASTE), a debugger and monitor (INQUEST) and a trace analysis tool (TATOO). However, the tools are not tightly integrated as in the case of EDPEPPS but are applied separately. Another limitation of HAMLET, compared with EDPEPPS, is the lack of an animation tool, which is important for behavioural analysis of parallel applications.

The ALPSTONE project [10] comprises performance-oriented tools to guide a parallel programmer. The process starts with an abstract, BACS (basic algorithm classification scheme), description [3]. This is in the form of a macroscopic abstraction of program properties, such as process topology and execution structure, data partitioning and distribution descriptions, and interaction specifications. From this description, it is possible to generate a time model of the algorithm which allows performance estimation and prediction of the algorithm runtime on a particular system with different data and system sizes. This project differs from EDPEPPS in two ways. Firstly, the language used to describe the program skeletons in not graphical and too abstract, which means that the derivation of an implementation involves several refinement steps. Secondly, the approach to performance prediction is based on analytical modelling and not discrete-event simulation models, as EDPEPPS.
3. Description of the integrated EDPEPPS environment

Fig. 1 shows the components of the EDPEPPS environment. The design process within the EDPEPPS environment starts with the graphical design tool (PVMGraph) by building a graph representing a parallel program design based on the PVM programming model. The graph is composed of computational tasks and communications. The tool provides graphical representation for PVM calls which the user can select to build the required design.

The software designer can then generate (by the click of a button) C/PVM code (.c files) for both simulation and real execution. The environment also provides a tool to translate existing parallel C/PVM code into graphical representation suitable for PVMGraph. The software designer can then experiment with the environment by changing the parallelisation model or other parameters, such as the number of processors or processor types, to optimise the code.

In the simulation path each C/PVM source code file obtained from the PVMGraph is instrumented using a slightly modified version of the Tape/PVM trace pre-processor [11]. The output is then parsed using the CPU time analyser (CTA) to characterise the code and insert cputime calls at the end of each computational block. The instrumented C source files are translated using the SimPVM Translator [4] into a queueing network representation suitable for Workbench graph (.grf file). SES/Workbench translates the graph file into the Workbench object oriented simulation language called SES/sim [18] using an SES utility (sestran). The sim file is then used to generate an executable model using some SES/Workbench utilities, libraries, declarations and the PVM platform model. The simulation is based on discrete-event modelling. SES/Workbench has been used both to develop, and simulate platform models. Thus the SES/Workbench simulation engine is an intrinsic part of the environment. All these actions are hidden from the user and are executed from the PVMGraph window by a click on the simulation button and hence shown in Fig. 1 in one box under “Simulation Stages”. The simulation executable code is run using three input files containing parameters concerning the target virtual environment (e.g. number of hosts, host names, architecture, the UDP communication characteristics and the timing costs for the set of instructions used by the CTA [5]). The UDP model and the instruction costs are obtained by benchmarking (benchmarks are provided off-line) the host machines in the network.
The simulation outputs are the execution time, a Tape/PVM trace file and a statistics file about the virtual machine. These files are then used by the visualisation tool (PVMVis) in conjunction with the current loaded application to animate the design and visualise the performance of the system. The design can be modified and the same cycle can be repeated until a satisfactory performance is achieved.

In the real execution path the Tape/PVM pre-processor is used to instrument the C source files and these are then compiled and executed to produce the Tape/PVM trace file required for the visualisation/animation process. This step can be used for validation of simulation results but only when the target machine is accessible. The visualisation tool (PVMVis) offers the designer graphical views (animation) representing the execution of the designed parallel application as well as the visualisation of its performance. The performance visualisation presents graphical plots, bar charts, a space-time chart, and histograms for performance measures concerning the platform at three levels (the message passing layer, the operating system layer and the hardware layer).

In the debugging mode, the user will be able to debug the loaded C/PVM application. The distributed debugging of the application is handled by controlling the execution of all the tasks using a textual window representing the code for each task. The textual window in the debugging mode is slightly different from that of the design and offers the user basic features of a debugging tool, which are “continue”, “run”, “break”, “next”, “interrupt” and also the display of signs for breakpoints and execution step. The breakpoints can be set using the graphical as well as the textual representations of the code. The PVMGraph, PVMVis and PVMDdebug are incorporated within the same Graphical User Interface where the designer can switch between these possible modes. The following sections describe in more detail the main tools within EDPEPPS.

3.1. PVMGraph

PVMGraph is a graphical programming environment to support the design and implementation of parallel applications. PVMGraph offers a simple yet expressive graphical representation and manipulation for the components of a parallel application. The main function of PVMGraph is to allow the parallel software designer or programmer to develop PVM applications using a combination of graphical objects and text. Graphical objects are composed of boxes which represent tasks (which may include computation) and arrows which represent communications. The communication actions are divided into two groups: input and output. The PVM actions (calls) are numbered to represent the link between the graph and text in the parallel program. Also different types and shapes of arrows are used to represent different types of PVM communication calls. Parallel programs (C/PVM) can be automatically generated after the completion of the design. Additionally, the designer may enter C/PVM code directly into the objects.

The graphical objects and textual files are stored separately to enable the designer to re-use parts of existing applications [7]. An example of a PVMGraph window of the linear solver algorithm based on the parallel Givens rotation [13] used later in the case study is shown in Fig. 2.

3.2. PVMVis

The main objective of this tool is to offer the designer graphical views and animation representing the execution and performance of the designed parallel application from the point of view of the hardware platform, the network and the design.

The animation is an event-based process and is used to locate an undesirable behaviour such as deadlocks or bottlenecks. The animation view in PVMVis is similar to the design view in PVMGraph except that the pallet is not shown and two extra components for performance analysis are added: barchart view and platform view. The barchart view shows historical states for the simulation and the platform view shows some statistics for selected performance measures at the message passing layer, the operating system layer and the hardware layer. Fig. 3 shows a snapshot of the visualisation tool for the Givens algorithm shown in Fig. 2.

3.3. PVMDdebug

PVMDdebug is based on a distributed debugging tool (DDBG [9]) which provides a set of debugging
functionalities for distributed programs written in C/PVM.

In order to debug a distributed application and to control the execution of the distributed tasks, the debugger needs to know all PVM task identifiers (tids). During the execution, the graphical task objects in PVMGraph do not have their tids because their values change at each run. Therefore, a debugging interface in the form of a wrapper program and a mapping table was developed to manage the link between the graphical objects and the PVM execution tasks. The wrapper program uses the on-line monitoring facility in PVM and collects the PVM events from the application and routes them to PVMDebug which manages the mapping list [1].

PVMDebug is fully integrated within the EDPEPPS environment and provides a subset of the DDBG functionalities.

The major differences between the PVMGraph window and that of PVMDebug are:

- The textual windows in PVMDebug where, buttons have been added to provide debugging capabilities, a display area window for visualising breakpoints and the execution pointer. Breakpoints can also be set on the graphical objects directly.
- An additional textual window to display the steps of the execution and to collect the messages from the application.
- A run-time graphical animation (highlighting) to indicate the states of the tasks.

Fig. 4 shows a snapshot of the PVMDebug window for the Givens application with the textual windows for the processes opened (only one window for the family of spawned tasks, slave2, is opened).

3.4. CPU time analyser

The CPU time analyser (CTA) is called only in the simulation path to estimate the time taken by computational blocks within a parallel algorithm. The CTA characterises a workload by a number of high-level language instructions (e.g. float addition) [5] taking
Fig. 3. PVMVis main window.

Fig. 4. PVMDegub main window.
into account the instruction and data caches effect. Assumptions have been made to reduce the number of possible machine instructions to 43 (see [5] for more details on these assumptions). The costs associated with the various instructions are kept in a file in the hardware layer accessible by the SES utilities. These costs are obtained by benchmarking the instructions on different machines.

The CTA first parses an instrumented C/PVM program using the SAGE++ toolkit. In the second stage, the CTA traverses the parse tree using the SAGE++ library and inserts cputime calls with the number of machine instructions within each sequential C code fragment. A cputime call is a simple function with a fixed number of parameters (a total of 31). This is different from the number of machine instructions because the instruction cache duplicates some of the instructions (hit or miss). Each parameter of the cputime function represents the number of times each instruction is executed within the sequential C code fragment. The only exception is the last parameter, which determines whether the instruction cache is hit or miss for the code fragment in question (see [5] for more details).

### 3.5. C2Graph

This tool is provided to allow existing C/PVM parallel code to be directly used within the EDPEPPS environment rather than building the design from scratch. The C/PVM application files are first parsed using SAGE++ to get the .dep files. These files are then traversed by the C2Graph translator which also uses the SAGE++ library routines. The translator also takes into account the PVM calls in the original code and generates their corresponding graphical representation in the PVMGraph files. The translator then determines the master process, positions it with the other tasks by calculating appropriate coordinates for them in the PVMGraph screen, and writes the PVMGraph definition files (.def) for each task. The translator finally writes the application file (.app) required for PVMGraph. Currently SPMD programs cannot be handled by PVMGraph and hence the translator splits SPMD programs into master and slave programs if provided with one (see [15] for more details).

### 3.6. SimPVM translator

From PVMGraph graphical and textual objects, executable and “simulatable” PVM programs can be generated. The “simulatable” code generated by PVMGraph is written in a special intermediary language called SimPVM, which defines an interface between PVMGraph and SES/Workbench [4].

To simulate the application, a model of the intended platform must also be available. Thus, the simulation model is partitioned into two sub-models: a dynamic model described in SimPVM, which consists of the application software description and some aspects of the platform (e.g. number of hardware nodes) and a static model which represents the underlying parallel platform.

The SimPVM language contains C instructions, PVM and PVM group (PVMG) functions, and constructs such as computation delay and probabilistic functions.

### 3.7. The EDPEPPS simulation model

The EDPEPPS simulation model consists of the PVM platform model library and the PVM programs for simulation. The PVM platform model is partitioned into four layers: (Fig. 5): the message passing layer, the PVM group layer which sits on top of the message passing layer, the operating system layer and the hardware layer. Modularity and extensibility are two key criteria in simulation modelling, therefore layers are decomposed into modules which

![Fig. 5. Simulation model architecture.](image-url)
permit a re-configuration of the entire PVM platform model. The modelled configuration consists of a PVM environment which uses the TCP/IP protocol, and a cluster of heterogeneous workstations connected to a 10 Mbit/s Ethernet network.

A PVM program generated by the PVMGraph tool is translated into the SES/Workbench simulation language and passed to its simulation engine, where it is integrated with the platform model for simulation. The message-passing layer models a single (parallel) virtual machine dedicated to a user. It is composed of a daemon, which resides on each host making up the virtual machine, a group server and the libraries (PVM and PVMG), which provide an interface to PVM services. The daemon and the group server act primarily as message routers. They are modelled as automatons or state machines which is a common construct for handling events.

The LIBPVM library allows a task to interact with the daemon and other tasks. The PVM library is structured into two layers. The top level layer includes most PVM programming interface functions and the bottom level is the communication interface with the local daemon and other tasks.

The major components in the operating system layer are the System Call Interface, the Process Scheduler and the Communication Module. The Communication Module is structured into three sub-layers: the Socket Layer, the Transport Layer and the Network Layer. The Socket Layer provides a communications endpoint within a domain. The Transport Layer defines the communication protocol (either TCP or UDP). The Network Layer implements the Internet Protocol (IP).

The Hardware Layer comprises the hosts, each with a CPU layer, and the communications subnet (Ethernet). Each host is modelled as a single server queue with a time-sliced round-robin scheduling policy. The communications subnet is Ethernet, whose performance depends on the number of active hosts and the packet characteristics. Resource contention is modelled using the CSMA/CD (Carrier Sense Multiple Access with Collision Detection) protocol. The basic notion behind this protocol is that a broadcast has two phases: propagation and transmission. During propagation, packet collisions can occur. During transmission, the carrier sense mechanism causes the other hosts to hold their packets.

4. A case study

A case study is presented here to illustrate the use of the EDPEPPS environment. The case study selected is a communication intensive application based on two parallel Givens linear solver method developed in [13]. The EDPEPPS environment can help the designer to choose the best algorithm and predict the results for a larger network, which in most cases is not available, if required to help sizing the application by choosing the best number of processors. In this case study we also test the accuracy of the EDPEPPS CPU characterisation toolset using the sequential Givens code.

4.1. Description of the sequential Givens linear solver

The Givens linear solver can be represented in the form: $Ax = b$, where $A$ is a non-singular square matrix, $b$ is the right-hand side vector and $x$ is a vector of unknowns. The Givens rotation method selected here is particularly interesting since it does not require pivoting, a difficult problem to parallelise, is numerically stable and inherently more accurate than other methods [13]. The Givens transformation is defined by a $2 \times 2$ rotation matrix:

$$G = \begin{pmatrix} c & s \\ -s & c \end{pmatrix},$$

where $c^2 + s^2 = 1$.

A Givens rotation is used to eliminate the elements of a vector or a matrix as follows:

$$\begin{pmatrix} c & s \\ -s & c \end{pmatrix} \times \begin{pmatrix} a \\ b \end{pmatrix} = \begin{pmatrix} r \\ 0 \end{pmatrix},$$

where $c = \frac{a}{\sqrt{a^2 + b^2}}$ and $s = \frac{b}{\sqrt{a^2 + b^2}}$.

The Givens algorithm for solving a linear system with $N$ equations can be decomposed into two computational stages. The first is the triangulation of the initial matrix, this stage is represented by the execution of the elimination block $N$ times. The second stage is the substitution block which solves the triangular matrix.
4.2. Description of the two parallel Givens algorithms

The triangulation stage, which is the most time-consuming part (with complexity of $O(N^3)$ as opposed to $O(N^2)$ for the back-substitution stage) is parallelised using two different techniques: collective and pipeline. The back-substitution stage is also programmed differently in the two algorithms as will be discussed later.

Initially, block-row data decomposition, which divides the matrix horizontally and assigns adjacent blocks of rows to neighbour processors is used in both methods. In the first step (A) in the collective method, all processors eliminate the required columns for their rows (except the first row for each processor) in parallel. Then to eliminate the columns of the first rows (step B), collective communication is used to collect the first rows from processors (rows are collected by the processor which is holding the corresponding row of the current eliminated column, say *sender*) and distribute the rows back. The back-substitution stage is started by the last processor and its results are broadcasted to other processors and then in a similar way all the processors solve their triangulated matrices in a back-pipeline way.

In the second pipeline method the same first step A (as in method 1) is used but instead of using collective communications to eliminate the columns of the first rows (step B in method 1), the row in question is passed from the sender to its neighbour to eliminate its column and then passed in a pipeline fashion through other neighbours until all the columns are eliminated. The last processor keeps the lines in a full matrix to be used in the back-substitution stage later on its own.

4.3. Results and discussion

The two methods were designed using the ED-PEPPS environment and results for both simulation and real execution (on a real network) were obtained. The network used for this algorithm consists of three UltraSparc 10 machines with 300 MHz (*amon*, *ra*, and *ramses*), 1 Pentium II with 233 MHz (*seth*), 1 Pentium 150 MHz (*horus*), 1 Super-Sparc 20 with 75 MHz (*cheops*), 1 Super-Sparc 5 with 60 MHz (*anubis*). The mapping of tasks onto machines was done differently in the two algorithms based on few simulation tests and the final optimal mapping only is used for the results shown here. The mapping for the machines was done by increasing power order (but giving priority to use the fastest machines if the number of processor is less than the total 7) for the pipeline method and by decreasing power order for the collective method.

The tests were done for problem sizes of 256 and 512 equations but for the 256 size we did not get any significant speedup relative to the fastest machine in the network as the algorithm is communication intensive and this will affect the performance of small problem sizes.

Fig. 6 shows the results for the simulation and real execution measurements (averages of 10 times taken at night) for both the collective and the pipeline (b) methods.

The figure clearly shows that the measurements and predictions for both methods are in good harmony with maximum error well below 10% (except for one case for the collective algorithm with seven processors, 12%). All the measurements including the benchmarks have been performed at night at low ambient network load and the standard deviation for all the measurements did not exceed 5% on any of the runs. As expected, the figure also shows the superiority of the pipeline algorithm over the collective algorithm even for small number of processors. Note that the machines are heterogeneous and adding more processors sometimes will results in increasing the execution time rather than improving it. For the 512 problem size we
obtained a speedup of 2 and 2.25 for 4 and 5 processors respectively for the pipeline algorithm. As expected, increasing the number of processors above 5 (4 for the collective) in both cases increases the execution time as the other processors (other than the UltraSparc and Pentium II 233 MHz) are considerably slower than the fastest four. However, in heterogeneous networks of workstations the CPU utilisation is another important factor which should be considered when analysing the figures for the speedup or the execution time. This is because a network is a multi-tasking environment and reducing the load on one fast machine, even on the expense of larger execution time, will give a chance for other tasks queueing on that machine to be executed faster. Knowing that the pipeline algorithm is superior to the collective one, the user can then experiment with adding more powerful processors than available to see if better speedups can be obtained. For example, by substituting the Pentium I and less powerful machines by UltraSparc 10 or Pentium II machines. However, we were unable to validate this experiment with real execution due to the unavailability of more powerful machines.

5. Conclusion

This paper has described the EDPEPPS environment which is based on a performance-oriented parallel program design method. The environment supports graphical design, performance prediction through modelling and simulation, and visualisation of predicted program behaviour. The designer is not required to leave the graphical design environment to view the program’s behaviour, since the visualisation is an animation of the graphical program description. It is intended that this environment will encourage a philosophy of program design, based on a rapid synthesis-evaluation design cycle, in the emerging breed of parallel program designers.

Success of the environment depends critically on the accuracy of the underlying simulation system. Preliminary validation experiments showed average errors between the simulation and the real execution of less than 10%.

An important direction of our work is to generalise the simulation model and extend it to support other platforms, such as MPI.

Acknowledgements

The authors wish to acknowledge Dr. F. Spies, J. Bourgeois, R. Bigeard, for their early contributions and T. Delaitre’s supervisor, Dr. S. Poslad, in the simulation aspects of this work. We also wish to acknowledge Prof. José Cunha and João Lourenço for their help and support during the integration of DDBG with EDPEPPS.

References


Thierry Delaitre is currently a PhD student at the Centre for Parallel Computing within the University of Westminster. He graduated in 1993 from the Ecole Supérieure de Technologie Électrique (ESTE), an Institute of Electrical Engineering, Marne La Vallée, France, with a major in computer science. He has been working on both EC funded Software Engineering for Parallel Processing (SEPP) and High-Performance Computing Tools for Industry (HPCTI) projects between 1994 and 1997. He also worked on the EPSRC funded EDPEPPS project from 1995 to 1998. His primary research interest is the performance evaluation of parallel programs, with particular focus on simulation modelling of parallel systems.

Jamal Zemerly received a B.Sc. degree from the University of Technology, Baghdad, Iraq in 1983, an M.Sc. degree from University College Cardiff, Wales in 1986, and a Ph.D. degree in the field of Image Processing and Computer Vision from the University of Birmingham, U.K. in 1989. Since then He worked as a Post Doctoral Research Fellow at University College London until 1992, a Senior Research Fellow at Warwick University, Coventry until 1996, a Research Fellow at the University of Westminster, London until 1997. Dr Zemerly is currently a Senior Lecturer at the University of Westminster. His research interests are in the performance evaluation of parallel and distributed systems, network computing and parallel image processing.

George Ribeiro Justo received the B.Sc. and M.Sc. degrees in Computer Science from the Federal University of Pernambuco, Brazil, in 1986 and 1988 respectively. He received the Ph.D. degree in Computing from the University of Kent at Canterbury, UK, in 1993. Dr. Ribeiro Justo is currently a Senior Lecturer in the Cavendish School of Computer Science at the University of Westminster, London. His research interests are in the areas of development of parallel and distributed systems, and formal specification and verification of reconfigurable parallel and distributed software architectures.

Olivier Audo was born in Issy les Moulineaux, near Paris in 1977. He is a graduate from ESTE in France, a French Institute of Electronic Engineering Technology. He majored in Computing Science in 1998. He has taken part in a project at the University of Westminster, London, to integrate a distributed debugger into EDPEPPS. Since August 1998, he is a Software Engineer and System Administrator at the University of Westminster. His current research interest are in the traffic simulation and urban traffic control system.

Professor Stephen Winter is the Head of Cavendish School of Computer Science at the University of Westminster and Director of the Centre of Parallel Computing. He received a BSc (Hons) in Chemical Engineering from Loughborough University of Technology (UK), an MSc in Computing Systems from Imperial College, London, and a PhD from the University of Westminster. His main research interests are in the parallel software engineering.