Scheduling Power-Constrained Tests through the SoC Functional Bus

Fawziu Azmadi HUSSIN* (b), Nonmember, Tomokazu YONEDA* (b), Member, Alex ORAIOGLU†(b), Nonmember, and Hideo FUJIWARA†(b), Fellow

SUMMARY This paper proposes a test methodology for core-based testing of System-on-Chips by utilizing the functional bus as a test access mechanism (TAM). The functional bus is used as a communication channel for the test stimuli and responses from a tester to the cores under test (CUT). To enable test concurrency, local test buses are added to all CUTs. In order to limit the buffer area overhead while minimizing the test application time, we propose a packet-based scheduling algorithm called Packet Set Scheduling (PASS), which finds the complete packet delivery schedule under a given power constraint. The utilization of test packets, consisting of a small number of bits of test data, for test data delivery allow an efficient sharing of bus bandwidth with the help of an effective buffer-based test architecture. The experimental results show that the methodology is highly effective, especially for smaller bus widths, compared to previous approaches that do not use the functional bus.

key words: functional bus, functional TAM, power-constrained, packet-based scheduling, system-on-chip testing

1. Introduction

System designers are adapting to the system-on-chip (SoC) design methodology because of its efficiency compared to the traditional system-on-board approach. The main benefit of the SoC approach is that it can drastically shorten the design cycle by allowing pre-designed cores and their associated test set to be reused. The IEEE 1500 standard [1] supports this test reuse methodology by standardizing a test wrapper.

The use of SoC design methodology introduces several new problems and challenges in testing [2]. First, the cores that are embedded deep inside the silicon chip require a Test Access Mechanisms (TAM) for test data transportation. Several TAM architectures have been proposed such as TestRail [3], TestBus [4], Virtual TAM [5], and TAMs based on transparency [6], and indirect access [7]. Second, the SoC’s core-based design requires a mechanism to isolate the cores during test. This is achieved by the use of core wrappers [1], [3]. Third, the cores can either be tested sequentially at the cost of longer test application time, or in parallel at the cost of larger area overhead and power dissipation. In this regard, various test scheduling solutions have been proposed [8]–[25]. The core test scheduling approaches proposed by [8]–[18] rely on a dedicated TAM. This extraneous TAM is consistently added to the SoC for the sole purpose of delivering the test vectors from external automatic test equipment (ATE) to the core under test (CUT).

Regardless of how efficient the test schedule optimization, wrapper optimization, or TAM optimization algorithms are, the idea of adding a dedicated TAM for test data transportation by itself requires considerable area overhead. In addition, the long TAM wires increase the routing congestion. With small feature sizes below 90 nm, the long wires are highly potential spots of production defects. Defects in TAMs would prevent any cores from being properly tested, thereby affecting yield. To avoid relying on TAMs, the existing functional communication architecture should be used as an alternative to the extraneous TAM for testing purposes. The test scheduling methods proposed in [8]–[18] cannot be applied to this new problem, which has a single shared bus where each bus wire cannot be individually assigned according to the optimum test schedule. Cores can only be tested sequentially by using all functional bus bit width.

In order to maximally reuse the existing chip resources for testing, the authors in [19] described a method based on consecutive transparency, where test access paths are formed by creating transparent paths through existing functional connections between the SoC cores, thereby reusing most of the existing interconnects. However, the drawback of the proposed approach is that it is intrusive; sometimes, establishing the paths requires modification to the core internals, which might affect the critical paths of the cores.

Several test strategies which utilize the functional bus [20]–[25] have been proposed; they are further discussed in Sect. 2. However, these methods do not consider the test scheduling at the packet level. In our proposed approach, we explicitly schedule the transportation of data packets through the functional bus that carry the test vectors and responses. The test applica-
tion times are obtained through complete packet-level simulations of the test data transportation. The proposed approach is unique because of the explicit packet transportation schedule, in addition to its ability to make use of the functional bus effectively.

We begin with a review of some related works in Sect. 2. In Sect. 3, a motivational example is given, followed by a brief technical overview in Sect. 4. In Sect. 5, the support architecture design for the efficient utilization of the functional bus during testing is described. Section 6 elaborates the methodology to develop an efficient test schedule using the functional bus. In Sect. 7, we thoroughly evaluate our methodology experimentally. Finally, a brief set of conclusions is offered in Sect. 8.

2. Related Work

The author in [20] discussed the functional bus based test application for SoCs. When utilizing the embedded processor as tester [21–23], direct memory access (DMA) is used to transport test data from the external tester to the embedded memory [21], after which the test data are transported to the CUT through the addressable system bus [22]. In [23], the embedded processor is tested prior to core testing using software-based self-test [26]. The embedded memories are tested by either the processor or the embedded memory built-in-self-test (MBIST).

A hybrid TAM architecture which uses the existing functional bus in addition to extra TAMs was proposed in [11]. In this approach, the functional bus is converted into a bundle of TAMs, by adding some logic to make the bus wires controllable and observable to external testers. As a result, each functional bus wire can be individually controlled and assigned to cores for the test data transportation, similar to added TAM. To further minimize the test application time by optimizing TAM utilization, shared test vectors are broadcast to multiple cores.

In [24], the authors propose a test interface architecture between PCI buses and CUTs. The CUTs are tested using pseudo-random test vectors, generated by the embedded processor. In [25], a buffer interface between a functional bus and a CUT is proposed, while the control of test application is performed by a Finite State Machine (FSM) based controller. The hardware controller has in [25] two main weaknesses compared to our approach: (1) the area cost is proportional to the volume of test data, and (2) the FSM-based test schedule is fixed, making it impossible to change. This flexibility is especially important during the hardware debugging stage. The test responses, on the other hand, are not transported through the bus to the test sink. Instead, they are compressed by local embedded multiple input signature registers (MISR), which could cause aliasing. Furthermore, the MISRs incur hardware overhead.

Due to the use of MISRs, the test application time of [25] should, in most cases, be shorter than our approach, which transports the test responses back to the tester. However, the use of software-based test program in our proposed approach has the advantage of being flexible, and does not incur hardware overhead other than the buffers. The role of the FSM-based test controller in [25] can be replaced by an external tester or an embedded processor. This is further discussed in Sect. 4.

To differentiate the two types of test data transportation approaches, we define the following terminologies:

Definition 1: Dedicated TAM is a set of dedicated wires that are added to the SoC for the test data transportation between an ATE and all the SoC cores.

Definition 2: Functional TAM refers to the existing SoC’s functional interconnects which are transformed and reused for the test data transportation.

In this paper, we illustrate our power-constrained SoC testing approach which utilizes the functional TAM for the test data transportation. In order to take advantage of the functional TAM, we approach the problem from two angles, namely, a support architecture design framework and an algorithmic framework. In the process, we show how our approach greatly simplifies the test program, one of the primary strengths and differentiators of our proposed methodology. Such a simplification is attained through the support of an efficient test architecture, which includes appropriate timing control circuitry.

3. Motivation

Let us look at some of the possible scenarios regarding packet based test delivery utilizing the shared functional TAM. To ease description, let us denote each of the small test data units as a test packet. Figure 1 illustrate a sequence of events when test packet are transported between a tester and two CUTs, Core A and Core B, which are interfaced to the functional TAM through dedicated local buffers Buffer A and Buffer B, respectively. In Fig. 2, Bus and Core A/B represent the activities on the functional TAM and at the CUT, respectively. Once a packet carrying test vector data, \( v_1 \), (labeled V) is received by the local buffer, the test response packet (labeled R) from a previous test vector, \( v_{n-1} \) is returned in the next time slot.

The "Round-robin" packet delivery schedule in Fig 1 is a reasonable first attempt at scheduling the test delivery because of its fair allocation of the bus. Fig. 3(a) shows a similar delivery pattern for three unidentical CUTs \( c_1, c_2, \) and \( c_3 \). For each CUT \( c_i \), each packet will go through two separate stages of transfer (illustrated by Fig. 2). First, it is delivered from a tester.
to the buffer through the functional TAM (labeled Bus in Fig. 3, where each time slot represents both V and R packets). On the second stage, the packet is transferred from the buffer into the scan chains (labeled c2 in Fig. 3 to illustrate the concurrent activities of all CUTs c1 in stage 2). A test response packet is returned to the tester after every successful reception of a test vector packet by the buffer.

Stage 1 of the subsequent test packet for a CUT can only begin, to avoid buffer overflow, after stage 2 of the previous test packet for that CUT has been completed. Furthermore, since stage 1 uses a common bus, only one test packet can be in stage 1 at any given time. Stage 1 and stage 2 are also referred to as test delivery and test application, respectively, for the test packet.

Figure 3(a) shows CUT c3 idle, waiting for test data because the test packet for c3 cannot be delivered until the test packet for c2 has been delivered. However, the test packet for c2 cannot be delivered until the test application of the previous packet of c2 has been completed. Consequently, c3 is starved for test data and at the same time the bus remains idle while waiting for c2 to complete test application even though c3 needs test data. An analogous situation holds for c1. CUT c2, on the other hand, always receives its test data in a timely manner at the expense of starving c1 and c3.

The problem can be remedied by increasing the packet size for c1 and c3, as in Fig. 3(b). However, this quick fix implies that larger buffer spaces are required for c1 and c3 to store the larger packet sizes. We can reduce packet sizes for all cores, but the minimum packet size for each core is constrained by the core with the smallest packet size (i.e. c2). Further reduction in packet sizes for c1 and c3 would reintroduce the problem illustrated in Fig. 3(a). The two scenarios illustrated by Fig. 3 above are not the only optimization problems that have to be solved to make core-based testing using the functional TAM attractive. An additional challenge stems from the fact that packet sizes cannot be arbitrary, because data delivery is conducted through a discrete number of bus wires.

Figure 2 shows the buffer interface between the bus and the core, which is considered in this paper. There are several different variables that can affect test scheduling—bus frequency, bus width, scan frequencies, number of scan chains, and volume of test data for each core. All these variables contribute to the efficiency of the test schedule.

4. Technical Overview

Even though a functional TAM and a dedicated TAM may be similar in many ways, the underlying issues that need to be considered are completely different. We can broadly categorize them into two:

- Support architecture for test-data delivery
- Algorithmic framework for efficient test scheduling

A functional TAM differs from a dedicated TAM because every functional TAM wire is connected to every embedded core; it cannot be committed to multiple cores simultaneously like a dedicated TAM by assigning subsets of TAM wires to different cores. Without a buffer-based test support mechanism (Fig. 2) similar to the test buffer in [24], [25], only one core can be tested at a time. Furthermore, in the conventional approach of dedicated TAM-based SoC testing, test control timing, including scan and capture clock generation, is provided by the external ATE. Therefore, the synchroniza-
tion of test vector availability at the scan input and scan/capture clock generation is trivial since the ATE retains full control of all the event sequences for every core under test. When utilizing the functional TAM, this control timing needs to be performed on-chip, posing a research challenge, which we subsequently address in this paper.

The test source/sink to a functional TAM can either be an external ATE or an internal programmable block. Unlike dedicated TAMs, the ATE cannot be connected directly to the functional TAM wires, but through a test interface port shown in Fig. 4. For example, AMBA [27] bus architecture provides a Test Interface Controller (TIC), which communicates to the ATE and the CUT using the functional read/write transactions. The TIC relays the vector data packets from the ATE to the CUT and vice versa for the response packets. Several issues need to be resolved in order to utilize the programmable core as a test source/sink, which among others include testing of the programmable core itself, and loading and offloading of the test data to the programmable core. An external ATE (connected through a TIC) is used as the test source/sink, therefore, these issues regarding the programmable core are not addressed in this paper.

Test scheduling that enables the reuse of the functional bus as functional TAMs involves three steps. First, breaking the test set into subsets capable of efficiently utilizing the bus. Second, scheduling all tests for every core with the objective of test time minimization, and third, generation of a test program which will execute in real-time by the tester to perform test application for all the SoC cores. In order for the benefits of utilizing the functional TAM for testing to outweigh its counterparts in the dedicated TAM approach, the test architecture needs to support the algorithmic framework, and vice versa. Otherwise, problems such as bus underutilization arise because of the required arbitration between different cores, and improper test schedules causing certain cores to starve of test data while other cores may be logging the bus, resulting in prolonged test application time.

Test data overflow/underflow is a particularly serious potential problem, unless the necessary timing synchronization or interlock between the tester and the cores under test is provided. The test support architecture should be designed to also provide timing synchronization, while minimizing the hardware overhead.

5. Test Support Architecture

Buffer-based test architecture was proposed by [25] in order to enable concurrency of core-based testing using a shared functional TAM. Our general test architecture with buffers similar to [25] is shown in Fig. 2 with the corresponding test delivery and test application timing diagram similar to Fig. 3.

Figure 5 shows the detailed architecture of the interface between the functional TAM and the core through the functional bus protocol interface. Both the functional connections (solid lines) and design-for-testability (DFT) connections (dotted lines) are shown. The components shown in solid black shading are the proposed buffer-based DFT architecture. Boundary cells (BC) are added to the core PI/P0s in order to isolate the core during test. The wrapper scan chains are formed by chaining the input BCs, internal scan chains (ISC), and output BCs, in that precise order. Bidirectional I/Os are treated similarly to the ISCs since the BC’s scan inputs, and not functional inputs, are used. Bidirectional I/Os are not shown in Fig. 5 to avoid clutter.

During the test application, the test data are delivered to the input buffer and then scanned into the scan chains. At the same time, the test responses are scanned out and stored in the output buffer before being retrieved by the tester for analysis.

The buffer consists of four main components—input register, output register, fall-through stack, and FIFO buffer controller—as shown in Fig. 6(a), illustrating the input buffer and the corresponding first-in first-out (FIFO) buffer controller. The output buffer (not illustrated) has identical structure as the input buffer but with reverse data flow. The input register latches data from the bus. Upon registering a full status bit for the input register, the top of the stack copies the
data from the input register if its status bit indicates that it is empty. After copying, the input register status bit is cleared, preparing it for the next cycle of data from the bus. The stack will subsequently go through the fall-through stages which will bring the data to the lowest empty slot.

The output register is composed of \( s_m \) bits, where \( s_m \) is the number of wrapper scan chains for core \( m \), possibly differing from the bus width, \( w_b \). It is interfaced directly to the scan chain inputs. The output register is designed to support this mismatch in bus width and wrapper scan chains. Therefore, it can be easily adapted to any number of scan chains regardless of the bus width.

The test data is serially shifted out from the bottom of the stack, and shifted into the output register. The FIFO buffer controller keeps track of the number of bits being serially shifted into the output buffer, \( n_{si} \), and the number of bits being serially shifted out of the bottom stack, \( n_{so} \). Serial shifting is clocked by the tri-stated clock signal (labeled \( e_2 \) in Fig. 6(a) and Fig. 6(b)). When \( n_{si} \) equals \( s_m \), the FIFO controller generates a scan clock \( e_3 \) to scan in the contents of the output buffer into the scan chain, whereupon new data is shifted into the output buffer. When \( n_{so} \) equals \( w_b \), the FIFO controller generates a signal \( e_1 \) to fill in the bottom of the stack with new data.

The FIFO controller also keeps track of the number of scan clocks already generated. When this number is equal to the longest scan chain in the core, \( \text{max}(l_{m,i}) \) for all \( i \) scan chains in core \( m \), a capture clock \( e_4 \) is generated. The FIFO controller can be implemented using three modulo counters, i.e., MOD \( s_m \), MOD \( w_b \) and MOD \( \text{max}(l_{m,i}) \) as illustrated in Fig. 6(b). The required input for this circuit is clock \( clk_m \), whose frequency value is the product of the number of wrapper scan chains, \( s_m \), and the scan frequency, \( f_m \). The same FIFO controller is used for both input and output buffers because of their inverse operation. This eases timing synchronization between the input and output buffers.

The proposed buffer architecture offers two distinct advantages. First, the test application at the core operates asynchronously with respect to the availability of test data in the buffer. When empty, the buffer disables the control signal generation by means of status signal \( \alpha \), which is an input to the FIFO controller. Because of the asynchronous scan and capture clock generation by the FIFO controller, the buffer can accommodate unpredictable delivery time of the test vectors, thus handling the synchronization issue. As a result, the scan clock and the bus clock can be decoupled. Such decoupling enables the proposed test mechanism to utilize a bus frequency higher than the scan frequency. Such a capability is lacking in a dedicated TAM-based approach because TAM wires are connected directly to the scan chains.

The second advantage is that the buffer allows the test data to be delivered in chunks of any arbitrary multiple of bus width. This flexibility proves to be quite useful in optimizing the test schedule, in addition to minimizing the buffer area overhead.

On the other hand, the multiplexer at the output buffer (Fig. 5) introduces one additional gate-delay, compared to the standard IEEE 1500 architecture. However, the impact on functional timing between the functional bus and the core is minimized because the buffers are added in parallel to the functional paths. Another drawback is that gated scan clock is used to disable the scan operation when the buffer is empty, which might affect the delay characteristics of the clock tree.

Due to the DFT architecture, which interfaces the core directly to the functional bus, the proposed methodology is not applicable to embedded cores that are not directly accessible from the bus. One possible way of mitigating this is by introducing bypass interconnects between the core and the bus; this issue is out of the scope of this paper therefore not discussed.

In Sect. 6, the scheduling of test vectors and responses transportation for the embedded cores is discussed. It is assumed that the FIFO buffers and controllers are fault-free, therefore not the target of testing. The test of these DFT architectures can be either done in an integrated fashion, or independent of the
core tests (i.e., in priory). In this paper, the latter is assumed.

6. Packet Delivery Scheduling Algorithm

In this section, the issues related to packet delivery scheduling discussed in Sect. 3 are addressed. The packet delivery schedule that minimizes the test application time is developed with two objectives:

1. Minimization of the total required buffer size.
2. Maximization of bus utilization.

The above objectives are sought while at the same time ensuring that all cores receive the test data in a timely manner. In order to satisfy these two objectives, the buffer size for each core and the test delivery sequence need to be optimal.

The scheduling algorithm consists of two hierarchical steps. The first step (described in Sect. 6.2 and 6.3) is the grouping of cores which can be tested simultaneously under a maximum power constraint. In the second step (defined in Sect. 6.4 and 6.5), for each group of cores, the optimum number of packets (and the corresponding packet size) for every core is determined. Each of these packets is then scheduled for delivery through the functional TAM.

In this section, the algorithmic framework is discussed in terms of the two hierarchical steps above. We start by defining a set of nomenclature useful in describing the methodology.

6.1 Terminology

Definition 3: A test packet is composed of a number of bits of test data delivered to a core by the tester, in one burst transfer through the bus.

Definition 4: Due to the delivery of test packets through the \( w_t \)-bit wide functional TAM, the number of bits of test data that makes up a test packet is typically \( p_m \times w_t \), where \( p_m \) is denoted as the packet size.

Definition 5: A test group consists of a subset of cores in an SoC that are tested simultaneously.

Definition 6: A packet set is composed of a series of packets delivered to all cores \( m_i \in M_G \), where \( M_G \) is a test group. Several identical packet sets can be cascaded to form a packet schedule consisting of all packets for all cores \( m_i \) to complete the test of \( M_G \). Figure 1 shows a packet set \{Core A, Core B\} repeated three times to form part of a test schedule.

Definition 7: A core \( m_i \) is said to have a split ratio of \( k \), if \( k \) packets are scheduled for core \( m_i \) in one packet set. In other words, it means that core \( m_i \) will have \( k \) times the number of packets of the smallest cores with a split ratio of one. The core is also called a split-\( k \) core.

Definition 8: The scan rate \( R_m \) is the speed at which the test vectors are loaded into the wrapper scan chains and the test responses are shifted out of the wrapper scan chains in bits per second (bps). A core with \( s_m \) wrapper scan chains and \( f_m \) scan frequency has a scan rate of \( R_m = s_m \times f_m \).

6.2 Scan Frequency Reductions

In typical SoC testing, due to the design characteristics such as heat dissipation and current carrying capacity of wires, a limit is imposed on power dissipation that a circuit can tolerate without causing permanent damage to the chip. An illustrative example in Fig. 7(a) shows that core \( m_3 \) cannot be tested together with \( m_1 \) and \( m_2 \) without exceeding the maximum power dissipation, \( P_{\text{max}} \). However, as shown in Fig. 7(b), if the rectangles for \( m_2 \) and \( m_3 \) can be reshaped while keeping the area inside the rectangles constant, all cores can be tested concurrently, resulting in shorter total test application time. This power-time rectangle’s shape transformation by means of changing the scan frequency has been used and discussed by [16] in their dedicated TAM-based SoC scheduling methodology.

The implementation of the frequency divider is out of the scope of this paper. However, since the use of multi-frequency clocks in IC design is commonplace, we assume that such frequency divider implementation is possible, without causing timing violating. In the proposed algorithm (Sect. 6.3), the choice of frequency values are constrained; these values can be selected based on the actual clock frequencies that can be made available on-chip.

6.3 Forming Non-Overlapping Test Groups

The distinctive characteristic of our test scheduling methodology (Sect. 6.5) is that it produces a delivery schedule for only a very small subset of test data packets of every core that can be cycled to produce a complete test data delivery schedule. The small delivery schedule means that a simple and test program is needed to enumerate the start time for the delivery of each packet. The existing functional TAM approach [25] requires that the delivery time of each data packet to all CUTs be individually specified. For large SoCs,
the test program (or the control circuit as proposed by [25]) can be very large.

Therefore, when grouping the cores, we utilize a method—forming non-overlapping test groups (Fig. 8(b)paque)—that supports this novel aspect to ensure that it can be fully exploited. The grouping in Fig. 8(b), for an SoC with five CUTs, requires two different test packet delivery schedules which start at time $t_i$, compared to four for Fig. 8(a).

A test group is formed by scheduling the core with the longest test time first. When scheduling the next core into the same group, its frequency is reassigned to one of the discrete frequencies smaller than the maximum scan frequency. The smallest frequency that will not cause the core test time to exceed the test time of the first core in the group is selected as it meets the twin goals of not exceeding the maximum frequency while approaching it maximally within the preset flip-flop quantity constraint for the clock divider circuit.

When the largest unscheduled core cannot fit the current group within the power constraint, a core that brings total power dissipation for the group closest to the power limit is chosen. This is repeated until no core can fit in, upon which the same procedure is repeated to create a new group. The process is repeated until all cores are assigned to one of the test groups.

### 6.4 Buffer Sizes

Assuming that each packet starts to be loaded into the scan chains as soon as it arrives at the buffer (i.e. zero buffer loading latency), the required buffer size for a core $m_i$ to store the packet can be specified as $[\text{packet size in bits}] = (\text{number of bits loaded into the scan chains during the delivery period of the packet})$, or

$$B_{m_i} = \frac{p_{m_i} \cdot w_b}{f_b} \cdot R_{m_i}$$

where $p_{m_i} =$ packet size, $w_b =$ bus width, $f_b =$ bus frequency, and $R_{m_i} =$ scan rate.

Equation (1) holds under the assumption that the next packet is delivered only when the previous packet has already been scanned in completely. Therefore, the total buffer size, $B_{\text{total}}$, is given by Eq. (2) for all cores $m_i \in M$, where $M$ represents all cores under test in the SoC.

$$B_{\text{total}} = \sum_{m_i \in M} B_{m_i}$$

### 6.5 Packet Set Scheduling (PASS) Algorithm

The packet set scheduling algorithm consists of three steps. First, to determine how to split the test packet for each core (i.e. finding the split ratios) so that the individual packet sizes are equal. If the packet sizes are not equal, the largest packet will become the constraint when minimizing the total buffer sizes as illustrated in Sect. 3. In the second step, once the split ratio has been identified, the packet sizes are determined by solving a set of linear equations. In the third step, a sequence of packet set delivery schedules is systematically formed.

**STEP 1:** Let us consider a test group which has $n$ cores to be tested simultaneously. In the first step of the algorithm, all $k < n$ cores with scan rates smaller than the average scan rate for all cores are considered to have a split ratio of one—the smallest split ratio. This is because other larger cores will be assigned split ratios of larger than or equal to one. Under the PASS scheme, the smallest possible number of packets is desirable when forming a packet set in order to minimize the complexity of the resulting test program. Before proceeding, we define a relevant terminology to aid the description of the algorithm.

**Definition 9:** Assuming that the bus delivery rate is sufficiently high, a packet set is considered to be in **perfect-fit** if (i) it does not have cores that are waiting for test data, (ii) there are no two consecutive packets delivered that belong to the same core and (iii) the number of packets between adjacent split-1 packets are equal. Furthermore, all three conditions need still hold when two adjacent perfect-fit packet sets are cascaded, except possibly for the initial or final legs of test application.

Figure 9 shows a perfect-fit delivery sequence, where the test group consists of nine cores, $c_1$ to $c_9$. Between the four split-1 cores ($c_1 - c_4$), eight packets belonging to other cores ($c_5 - c_9$) are delivered (perfect-fit condition (iii)). In order to ensure the perfect-fit criteria are not violated when forming a perfect-fit packet set consisting of split-1 and split-$r$ cores, for any value of $r > 1$ such that $k \mod r$ is zero, the number of split-$r$ cores must equal $d \times k / r$ for some positive integer $d$. This requirement is imposed in order to achieve an even utilization of bus time, as implied by condition (iii) of Definition 9, we need to schedule the same number of split-$r$ packets in between the delivery of split-1 packets. This forms $d$ subgroups of $(k / r)$ split-$r$ cores which make up the split-$r$ group.

To determine the split-$r$ cores, we iteratively check for all possible values of $r$, starting with the smallest. Let $R_{\text{avg}}$ be the average scan rate of split-1 cores. For the remaining cores with split ratio value unassigned,
if there exist $k/r$ cores $m_i$ that fulfill $R_m < \beta r \times R_{\text{avg}}$ for some constant $\beta$, then all the $k/r$ cores are assigned split ratio values of $r$. The constant $\beta$ gives a cut-off limit on the largest core to be assigned to split-$r$ group. It limits the relative buffer sizes of split-$r$ cores and split-1 cores. The value of $\beta = 1.5$ was chosen after thorough experimentation.

The process above is repeated when identifying the next $k/r$ subgroups of split-$r$ cores. As a result, $d$ subgroups of $k/r$ cores are assigned the split ratio of $r$. If no subgroup could be found for the current value of $r$, this process is repeated for the next larger value of $r$ until $r$ equals $k$. Then, the remaining $q = (n - k - d \times k/r)$ cores are assigned a split ratio of $2k$ to form the split-2$k$ group.

Instead of assigning split ratio of $2k$ for the remaining cores, the same procedure for forming the split-$r$ group can be extended to form other split groups. However, to minimize the algorithm complexity, we have chosen only three split ratio values $(1, r, \text{and } 2k)$ since they provide sufficiently good results (i.e. overall test application time) as illustrated in Sect. 7.

**STEP 2:** Once the split ratios are determined, the next step is to determine the packet size for each core. Equation (3) describes the scan in time of a test packet, where $w_b$ = bus bit width, $p_m$ = packet size, and $f_m$ = scan frequency, for core $m_i$.

$$T_{m_i, p} = \frac{w_b \cdot p_m}{f_m} \quad (3)$$

To preclude introduction of gaps between the test applications of two consecutive packets of a core (condition (i) of Definition 9) as illustrated by Fig. 3(b), the packet loading time (i.e. scan in time of a packet worth of test data from the input buffer into the scan chains) multiplied by the corresponding split ratio must be identical as shown by the illustrative example in Fig. 10. This is necessary to ensure that there are no gaps between the packets within the packet set and between adjacent packet sets.

Equation (4) describes the general packet loading times as illustrated by Fig. 10, where $r$ and $2k$ are the corresponding split ratios for each core. Equation (4) assumes that the split-1, split-$r$, and split-2$k$ cores are labeled $f_{m_1}$ to $f_{m_k}$, $f_{m_{k+1}}$ to $f_{m_{k+2k/3}}$, and $f_{m_{k+2k/3}+d_{k/3}+1}$ to $f_{m_2}$ respectively. For example, given $k = 4$, $r = 4$, $d = 2$, and $q = 3$ as in Fig. 9, cores $\{c_1, c_2, c_3, c_4\}$ ∈ split-1 group, $\{c_5, c_6\}$ ∈ split-$r$ group, and $\{c_7, c_8, c_9\}$ ∈ split-2$k$ group, respectively. Packet size, $p_m$, and buffer size, $B_{m_i}$, for each core $m_i$ can be calculated by solving equations (1), (2), and (4) simultaneously. For each value of $B_{\text{total}}$, a unique solution can be obtained.

$$\begin{align*}
    \frac{w_b \cdot p_m}{f_{m_1}} &= \cdots = \frac{w_b \cdot p_m}{f_{m_k}} \\
    \frac{w_b \cdot p_m}{f_{m_{k+1}}} &= \cdots = \frac{w_b \cdot p_m}{f_{m_{k+2k/3}}} \\
    \frac{w_b \cdot p_m}{f_{m_{k+2k/3}+d_{k/3}+1}} &= \cdots = \frac{w_b \cdot p_m}{f_{m_2}} \\
    \frac{w_b \cdot p_m}{f_{m_{k+2k/3}+d_{k/3}+1}} &= \cdots = \frac{w_b \cdot p_m}{f_{m_{k+2k/3}+d_{k/3}+1}} \\
    \frac{w_b \cdot p_m}{f_{m_{k+2k/3}+d_{k/3}+1}} &= \cdots = \frac{w_b \cdot p_m}{f_{m_{k+2k/3}+d_{k/3}+1}} \\
    \frac{w_b \cdot p_m}{f_{m_{k+2k/3}+d_{k/3}+1}} &= \cdots = \frac{w_b \cdot p_m}{f_{m_{k+2k/3}+d_{k/3}+1}} \\
    \frac{w_b \cdot p_m}{f_{m_{k+2k/3}+d_{k/3}+1}} &= \cdots = \frac{w_b \cdot p_m}{f_{m_{k+2k/3}+d_{k/3}+1}} \\
    \frac{w_b \cdot p_m}{f_{m_{k+2k/3}+d_{k/3}+1}} &= \cdots = \frac{w_b \cdot p_m}{f_{m_{k+2k/3}+d_{k/3}+1}} \\
    \frac{w_b \cdot p_m}{f_{m_{k+2k/3}+d_{k/3}+1}} &= \cdots = \frac{w_b \cdot p_m}{f_{m_{k+2k/3}+d_{k/3}+1}} \\
\end{align*}$$

**STEP 3:** In step one, the cores are assigned to either split-1, split-$r$, or split-2$k$ groups. Once the split ratios are determined, the complete packet set schedule that fulfills conditions (ii) and (iii) of Definition 9 can be systematically represented by Fig. 11, assuming $k$ and $q$ cores for split-1 and split-2$k$ groups, respectively. Each $p_{ij}$ represents a test packet delivery followed by a response packet retrieval where,

$$\begin{align*}
    g &= \text{core number from split-$i$ group} \\
    i &= \text{split ratio for core } g \\
    j &= \text{packet number for core } g, \text{ and } j \leq i
\end{align*}$$

In Fig. 11, the odd rows (horizontal) show the schedule delivery for $q$ split-2$k$ packets followed by $d$ split-$r$ packets. The even rows show the schedule delivery for the subsequent $q$ split-2$k$ packets followed by
a single split-1 packet from one of the $k$ cores. The packet delivery ordering is from left to right and top to bottom.

The retrieval of the response packet is scheduled after every test packet delivery. This can be implemented using the write-read data transfer which requires a single address cycle. If it is not supported by the functional operation, an additional address cycle would be required to initiate the read cycle to fetch the response packet. This approach requires minimal overhead on the control algorithm.

7. Experimental Results

We have conducted experiments on several ITC’02 benchmark [28] circuits in order to verify the efficiency of the proposed algorithm. Since the power dissipation information is not available (except for h953 circuit) in the benchmark suite definition, we obtained power information for p93791 and p22810 from [13] and d695 from [15]. In order to analyze the efficiency of functional TAM utilization for test data delivery, a single shared functional bus is assumed to be connected to every core.

The effect of the frequency divider resolution on the test application time is shown in Fig. 12. In each plot, the bottom curve represents the test application time after the test group has been formed under a power constraint. The higher frequency divider resolution allows us to achieve a shorter test application time. A significant reduction in test time can be achieved within the first four bits of clock divider resolution. The packet scheduling test application time (top curves) are always higher as they incur an additional overhead when splitting the test data into smaller packets.

In order to evaluate the performance of our test scheme, we need to compare with dedicated TAM-based test scheduling approaches. No direct comparison can be offered with previous functional TAM-based test schemes as the experimental results in [25] use four benchmark circuits which lack required comparison information such as information on test data and scan chain configurations that are needed. The authors of [25] subsequently proposed a method which uses a combination of a functional TAM and a dedicated TAM [11], which is subsequently analyzed and compared.

Table 1 shows the frequency information for dedicated TAM approaches and two variations of our approaches, PASSa and PASSb, with distinct bus frequencies. The scan frequency, $f_s$, is set to the assumed maximum, $F_s = 100$ MHz; therefore all the dedicated TAM-based TATs [12]–[15] are divided by $10^6$ to convert from the number of clock cycles to time (milliseconds). The bus frequency, $f_b$, for PASSb is double that of dedicated TAM-based and PASSa approaches (but less than the maximum bus operating frequency, $F_b$) to illustrate the benefit of our buffer-based approach.

In Table 2, the TATs for [12], [14], [15] are all equal at three $P_{\text{max}}$ values for h953 circuit. In our approach, relatively similar results were obtained. No noticeable improvement was achieved when increasing the bus frequency (PASSb). These steady results were due to a single dominant core, $m_1$, that constrains the TAT minimization for this circuit.

Figure 13 shows plots of the TAT for different bus widths. For 64- to 128-bit bus, the TAM is constrained by the largest core; therefore, increasing bus widths has no significant effect on test application time. However, for bus widths between 12 and 48 bits, PASSa delivers improvements of 4.8% and 18.2% over [13] for both maximum power, $P_{\text{max}}$, values of 3,000 and 10,000 for p22810. PASSb is improved by 25.9% to 47.8% when test data delivery time is the limiting factor. Similar trends can be observed for p93791 in Fig. 13(c) and Fig. 13(d). In fact, our test methodology delivers marked improvements in reducing test application time for smaller bus widths.

For d695 (Table 3), our approach proves to be highly effective, even for the same bus frequency as [13], [15], at all power levels for bus widths ranging from 32
to 80 bits. For 96-bit and wider buses, our methodology though fails to perform as well. It is interesting to note, however, that the dedicated TAM-based approach requires quite elevated levels of TAM overhead in order to outperform our packet scheduling approach using the functional TAM.

In Table 4, some performance comparisons with several scheduling approaches is given. The second row shows the TAT for the dedicated TAM-based scheduling without considering power and hierarchy constraints [17]. The TAT is bounded by the lower bound of $T_{HB} = 10.2\,\text{ms}$ [17]. When the design hierarchy is considered as a constraint, the resulting TAM [13] is shown on the third row. On rows 4-6, the TAT of a test set sharing and broadcasting approach is given. When using only the functional TAM (fourth row), the TAT is 27% higher than the case of using only the dedicated TAM [13].

The author improves the performance by using a hybrid architecture with twice the previous bit width (rows 5-6) [11], but comparable hardware overhead due to the same bit width of dedicated TAM as [13]. The last row shows our proposed approach which uses only the functional TAM, with comparable performance when the functional TAM frequency is constrained by the scan frequency. The real advantage is illustrated when a higher functional TAM frequency (not exceeding the maximum functional frequency) is used for test data transportation, which is made possible by the frequency decoupling provided by the buffer architecture.

Figure 14 shows the trend in TAT under different buffer size utilization for the two circuits with the same power constraints as in Fig. 13. The buffer size represents the total size in multiples of bus width, allocated to all cores in the circuit. It is interesting to note that increasing buffer size only reduces the TAT marginally. Therefore, buffer size can be reduced with only a small penalty on TAT. Table 5 shows the area cost in terms of average buffer sizes per core, averaged over $w_b = 32\ldots128$, for the corresponding TAM results reported in Fig. 13 and Table 3.

With the flexibility of bus frequency selections, unique to our proposed approach as a dedicated TAM-based approach is unable to utilize such flexibility, we can further improve the TAM while ensuring that nothing more than minimal bus widths are utilized. This is illustrated by PASSb in Fig. 13 and Table 3.

### 8. Conclusion

The functional bus is an essential part of any SoC design. As the performance of SoCs increases, the bus speed has also been increased even though not at the same pace. There are many different bus architectures and protocols that provide various functionalities and performance. Therefore, this paper explains our research effort to take advantage of the existing functional

**Table 2** Test application time (ms) $B_{total} \leq 100 \times w_b$.

<table>
<thead>
<tr>
<th>Test Application Time (ms)</th>
<th>$P_{max}$</th>
<th>[15]</th>
<th>[12]</th>
<th>[14]</th>
<th>PASSa</th>
<th>PASSb</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>6.0E+09</td>
<td>1.22636</td>
<td>1.22636</td>
<td>1.22636</td>
<td>1.21633</td>
<td>1.21942</td>
</tr>
<tr>
<td></td>
<td>7.0E+09</td>
<td>1.19357</td>
<td>1.19357</td>
<td>-</td>
<td>1.21633</td>
<td>1.22314</td>
</tr>
<tr>
<td></td>
<td>8.0E+09</td>
<td>1.19357</td>
<td>-</td>
<td>1.19357</td>
<td>1.23164</td>
<td>1.21376</td>
</tr>
</tbody>
</table>

**Table 3** Test application time (ms) of $d065$, $B_{total} \leq 50 \times w_b$.

<table>
<thead>
<tr>
<th>Test Application Time (ms)</th>
<th>$P_{max}$</th>
<th>[15]</th>
<th>[13]</th>
<th>PASSa</th>
<th>PASSb</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>1500</td>
<td>0.456</td>
<td>0.435</td>
<td>0.390</td>
<td>0.342</td>
</tr>
<tr>
<td></td>
<td>1800</td>
<td>0.443</td>
<td>0.425</td>
<td>0.390</td>
<td>0.206</td>
</tr>
<tr>
<td></td>
<td>2000</td>
<td>0.432</td>
<td>0.425</td>
<td>0.402</td>
<td>0.233</td>
</tr>
<tr>
<td></td>
<td>2500</td>
<td>0.432</td>
<td>0.418</td>
<td>0.402</td>
<td>0.206</td>
</tr>
</tbody>
</table>

**Table 4** Performance comparison of several testing approaches (d065) [*$P_{max}$=2500; maximum hardware overhead constraint = 300; and 400; units].

<table>
<thead>
<tr>
<th>Methodology</th>
<th>TAT (ms)</th>
<th>Configurations</th>
</tr>
</thead>
<tbody>
<tr>
<td>Unconstrained [17]</td>
<td>11.0</td>
<td>64-bit dedicated TAM</td>
</tr>
<tr>
<td>Hierarchy Constraints [13]</td>
<td>21.9*</td>
<td>64-bit dedicated TAM</td>
</tr>
<tr>
<td>Test Set Sharing and</td>
<td>20.5</td>
<td>64-bit dedicated TAM</td>
</tr>
<tr>
<td>Proposed</td>
<td>18.8*</td>
<td>64-bit functional bus, $f_b = f_s$</td>
</tr>
<tr>
<td></td>
<td>13.5*</td>
<td>64-bit functional bus, $f_b = 2 \times f_s$</td>
</tr>
</tbody>
</table>

**Fig. 13** Test application time (ms) vs. bus width for selected $P_{max}$, $B_{total} \leq 200 \times w_b$. 
bus for testing purposes.

The utilization of the functional bus for power-constrained core-based SoC testing entails a number of challenges. These include frequency and bit-width mismatch between the bus and the cores under test, allocation of bus time slots for an efficient test data delivery schedule that maximizes bus utilization and that ensures that all cores always have the test data that they need to continue testing simultaneously without exceeding the power constraint.

We have herein proposed an efficient methodology that overcomes all of these challenges through a test support architecture design framework and an algorithmic design framework. The proposed methodology offers a solution that also minimizes the size of the test program. The experimental data clearly showcases the benefits of the proposed methodology in reducing test application time especially for smaller bus widths, while also eliminating the need to add extraneous TAMs to the SoC solely for testing purposes.

Acknowledgements

This work was supported in part by Japan Society for the Promotion of Science (JSPS) under Grants-in-Aid for Scientific Research B(No. 15300018) and for Young Scientists (B)(No.18700046). The authors would like to thank Prof. Michiko Inoue, Dr. Satoshi Ohtake and members of Computer Design and Test Laboratory in Nara Institute of Science and Technology for their valuable comments.

References

Fawwaz Azmi Hussin is a Ph.D. student in the Computer Design & Test Laboratory at Nara Institute of Science and Technology. He obtained his B.Sc. in Electrical Engineering, specializing in Computer Design from the University of Minnesota, U.S.A. and subsequently his M.Eng.Sc. in Systems and Control from the University of New South Wales, Australia. His research interests are in VLSI design and testing, especially in the area of System-on-Chip (SoC) and multiprocessor SoC. He was previously an academic staff at the Universiti Teknologi PETRONAS (Malaysia) prior to starting his Ph.D. research. He is a member of the IEEE.

Tomokazu Yoneda received the B.E. degree in information systems engineering from Osaka University, Osaka, Japan, in 1996, and M.E. and Ph.D. degree in information science from Nara Institute of Science and Technology, Nara, Japan, in 2001 and 2002, respectively. Presently he is an assistant professor in Graduate School of Information Science, Nara Institute of Science and Technology. His research interests are VLSI CAD, design for testability, and SoC test scheduling. He is a member of the IEEE Computer Society and a member of the IEICE (the Institute of Electronics, Information and Communication Engineers of Japan).

Alex Oralioğlu received his S.B. Degree cum laude from Harvard University in Applied Mathematics and his M.S. and Ph.D. degrees in Computer Science from the University of Illinois, Urbana-Champaign. Alex Oralioğlu is currently a Professor of Computer Science and Engineering at the University of California, San Diego. His research interests include Embedded Systems and Processors, digital and analog test, fault tolerant computing, Computer-Aided Design, and nanoelectronics. Professor Oralioğlu serves in the technical, organizing and/or steering committees of the major VLSI Test, Design Automation, Embedded Systems and Computer Architecture conferences and workshops. He is an associate editor of the Journal of Electronic Test: Theory and Applications, of the IEEE Digital Systems and Design Journal, and of the Journal of Embedded Computing. Dr. Oralioğlu has published 200 research articles. Dr. Oralioğlu is a Golden Core member of the IEEE Computer Society.

Hideo Fujiiwara received the B.E., M.E., and Ph.D. degrees in electronic engineering from Osaka University, Osaka, Japan, in 1969, 1971, and 1974, respectively. He was with Osaka University from 1974 to 1985 and Meiji University from 1985 to 1993, and joined Nara Institute of Science and Technology in 1993. In 1981 he was a Visiting Research Assistant Professor at the University of Waterloo, and in 1986 he was a Visiting Assistant Professor at McGill University, Canada. Presently he is a Professor at the Graduate School of Information Science, Nara Institute of Science and Technology, Nara, Japan. His research interests are logic design, digital systems design and test, VLSI CAD and fault tolerant computing, including high-level/logic synthesis for testability, test synthesis, design for testability, built-in self-test, test pattern generation, parallel processing, and computational complexity. He is the author of Logic Testing and Design for Testability (MIT Press, 1986). He received the IECE Young Engineer Award in 1977, IEEE Computer Society Certificate of Appreciation Award in 1991, 2000 and 2001, Okaa Prize for Publication in 1994, IEEE Computer Society Meritorious Service Award in 1996, and IEEE Computer Society Outstanding Contribution Award in 2001. He is an advisory member of IEICE Trans. on Information and Systems and an editor of IEICE Trans. on Computers, J. Electronic Testing: Theory and Applications, J. VLSI Design and others. Dr. Fujiiwara is a fellow of the IEEE, a Golden Core member of the IEEE Computer Society, a fellow of the IEICE (the Institute of Electronics, Information and Communication Engineers of Japan) and a fellow of the IPSJ (the Information Processing Society of Japan).