Gate Mapping Automation for Asynchronous NULL Convention Logic Circuits

Farhad A. Parsan, Student Member, IEEE, Waleed K. Al-Assadi, and Scott C. Smith, Senior Member, IEEE

Abstract—Design automation techniques are the key challenge for the widespread application of timing-robust asynchronous circuit styles. In this paper, a new methodology for mapping multi-rail logic expressions to a NULL Convention Logic (NCL) gate library is proposed. The new methodology is then compared to another recently proposed mapping approach, demonstrating that the new methodology can further reduce area and improve delay of NCL circuits. Also, in contrast to the original approach that only targets area reduction, the new methodology can target any arbitrary cost function or use any subset of the NCL gate library for mapping. In order to automate the new methodology and compare it with the original one, both methodologies were implemented in the Perl programming language and compared in terms of mapping performance and runtime. The results show that, depending on the test circuit, the new methodology can offer up to 10% improvement in area, and 39% improvement in delay.

Index Terms—NULL Convention Logic, NCL, Gate Mapping, Technology Mapping, Grouping, Factoring, Automation

I. INTRODUCTION

ASYNCHRONOUS logic design paradigms such as NULL Convention Logic (NCL) [1-7] offer many advantages over the conventional synchronous designs. These advantages include inherent robustness against power-supply, temperature, and process variations, less noise/EMI, and easy design reuse. NCL circuits are correct-by-construction [2] requiring very little timing analysis, if any. In today’s nanometer processes where meeting timing closure is becoming more and more difficult due to increasing clock rates and decreasing feature sizes this quality can be very attractive. NCL is also one of the few asynchronous design paradigms that has been used for a number of industrial designs [8], [9].

The main obstacle preventing the widespread application of asynchronous design paradigms, such as NCL, in industry is the lack of standard CAD tools that support automating the design process. Several NCL design automation flows have been proposed in the literature so far [4-7]. Technology mapping, in particular, is the heart of such design flows since the performance of the mapped circuits is directly determined by the efficiency of technology mapping. In this paper, we address the problem of mapping multi-rail logic expressions to an NCL gate library, which is a form of technology mapping for a certain class of NCL design flows. Mapping multi-rail logic expressions to NCL gates is also an essential part of a custom NCL design flow, and in contrast to mapping a Boolean logic expression to a limited set of basic Boolean gates, an efficient manual mapping of multi-rail logic expressions to 27 NCL gates is not trivial, especially when the logic expressions contain many product terms (explained later). In this paper, we propose a multi-rail logic expression mapping algorithm and compare it to the only other existing multi-rail logic expression mapping algorithm in the literature; and we show that our proposed algorithm can outperform the existing one in several ways.

A. NCL Overview

NCL is a self-timed logic paradigm in which control is inherent in each datum. NCL uses delay-insensitive codes [10] for data communication, alternating between set and reset phases. In the set phase, data changes from spacer (called NULL) to a proper codeword (called DATA); and in the reset phase it changes back to NULL. NCL combines DATA and NULL into a mixed path, usually represented by dual-rail or quad-rail signals. A dual-rail signal, D, consists of two wires, D0 and D1. D is logic 1 (DATA1) when D0 = 1 and D1 = 0; it is logic 0 (DATA0) when D0 = 1 and D1 = 0, and is NULL when both D0 and D1 are 0. NCL uses state-holding threshold gates with hysteresis [11]. An NCL gate is generally denoted as \( \text{Thn} W_{w_1} \ldots W_{w_n} \) where \( n \) is the number of inputs, \( w \) is the threshold of the gate, and \( W_{w_1}, W_{w_2}, \ldots, W_{w_n} \) are the weights of inputs when they are greater than one. Assuming that the inputs are \( x_1, \ldots, x_n \), then the output of an NCL gate is asserted when \( w_1 x_1 + \ldots + w_n x_n \geq m \). (see Table II for the set function of all the NCL gates). Since NCL gates have hysteresis, once the set function of a gate is satisfied and its output is asserted, it remains asserted until all its inputs are deasserted.

NCL circuits must be input-complete and observable in order to preserve delay-insensitivity [3]. The input-completeness criteria states that outputs of a combinational circuit may not transition to DATA (NULL) before all the inputs have transitioned to DATA (NULL). However, according to the “weak conditions” of Seitz’s delay-insensitive signaling [12], in circuits with multiple outputs, it is acceptable for some outputs to transition to DATA (NULL) without having a complete input DATA (NULL) set as long as all outputs cannot transition to DATA (NULL) before all inputs transition to DATA (NULL). Observability, on the other hand, requires that no orphans may propagate through a
gate [13]. An orphan is a signal transition on either a wire (wire orphan) or the output of a gate (gate orphan) that is not acknowledged by any primary output of a circuit. An output is said to acknowledge a signal transition if it always transitions following that signal transition. Wire orphans are not considered serious and can be ignored by assuming isochronic fork conditions [14, 15], but gate orphans can cause delay sensitivity problems, and therefore must be avoided during circuit design.

B. Existing NCL Design Automation Flows

Several NCL design automation flows have been proposed in the literature [4-7]. Any NCL design flow must address two main issues: synthesizing a synchronous register-transfer level (RTL) design into an NCL netlist without violating input-completeness and observability, and optimizing the synthesized circuit under a predefined cost function. All existing NCL design automation flows can convert a synchronous RTL design into an input-complete and observable NCL netlist; however, they differ in their technology mapping approach and optimization level.

The design flow in [4] starts with a synchronous RTL design written in VHDL. The RTL design must explicitly specify the location of registers, either through inference or instantiation. These registers are later replaced with NCL registers and the required handshaking signals and completion detection components are added. The rest of the RTL design that describes the combinational blocks can be a synthesizable behavioral description. The RTL design can be functionally verified by simulating it in any VHDL simulator using a single-rail multi-valued signal type (NCL LOGIC) that includes NULL (‘N’ value). After verification, the combinational logic is synthesized into a so-called “3NCL” gate-level netlist comprised of only 2-input Boolean gates using Synopsys Design Compiler. At the time of synthesis, Design Compiler treats NULL (‘N’ value) as a don’t-care so it does not affect the synthesized circuit. Next, the single-rail multi-valued signals in the 3NCL netlist are converted to dual-rail signals, and each 2-input Boolean gate is macro-expanded to its DIMS-style [16] equivalent. The resultant circuit is now called a “2NCL” circuit comprised of only 2-input C-elements (i.e. TH22) [17] and OR gates. A 2NCL circuit built this way is proved to be input-complete and observable by design [18, 19], but it is not optimized. The 2NCL circuit is then optimized by replacing each 2-input C-element with its Boolean set phase equivalent (i.e., a 2-input AND gate); and a multi-level logic minimization is performed by using Design Compiler again. The resulting so-called smoothed and optimized netlist is finally mapped to NCL complex gates by running Design Compiler for the last time. This NCL design flow heavily depends on the sophisticated synchronous synthesis tools (Design Compiler, here) and only targets area reduction for optimization.

Reference [5] introduces systematic and general technology mapping and cell merger methods that can be used for designing all types of timing-robust asynchronous threshold networks, including NCL circuits. These methods are able to optimize both the datapath and control portions of NCL circuits, and they can target either area or delay or a combination of the two as the cost function. However, these methods are not a comprehensive NCL design flow (i.e., starting from an RTL description to an NCL netlist), but post-processing optimization steps that can add to other NCL design flows, such as the one in [4], to further optimize area or delay of the final circuit. In other words, the input to these methods is an already synthesized and working NCL circuit that has not been optimized yet.

The NCL design automation flow in [6] is very different than other existing NCL design flows in that it relies much less on the synchronous synthesis tools. This design flow is loosely based on the TCR method explained in [9]. Similar to the design flow in [4], it starts with a synchronous RTL design in which registers are explicitly defined; but in contrast, the designer also has to partition the combinational blocks into combinational modules with appropriate sizes. These combinational modules can be described behaviorally but must be connected in a structural manner to form the entire combinational block. The combinational modules are initially synthesized into Boolean sum-of-products (SOP) expressions, such that each output of a combinational module is described in terms of its inputs. This step can be performed with just about any synthesis tool. The resultant Boolean SOP expressions are then converted to dual-rail SOP expressions

![Diagram](image-url)
and minimized using custom scripts. Finally, a minimum number of the minimized dual-rail SOP expressions are selected to become input-complete (according to the weak conditions of Seitz [12]) and the final minimized and input-complete SOP expressions are mapped to NCL gates by using a custom mapping algorithm, to be discussed in detail later.

Finally, Unified NCL Environment (UNCLE) [7] is a very recent interesting work on automating the NCL design flow. Conceptually, this flow is similar to the one in [4] but with more flexibility. The design flow starts with Verilog RTL code, which is initially synthesized to a library of Boolean gates, such as AND2, OR2, XOR2, inverter, D-flip-flop, D-latch, and other gates that are either black boxes for special use, or are complex gates such as Full Adder and MUX2, which have a direct, optimized NCL implementation. Synopsys Design Compiler or Cadence Encounter RTL Compiler are used in this step. In contrast to [4], here, the designer does not have to specify explicitly the location of registers in the RTL design. Next, the signals are converted to dual-rail, and all Boolean gates are replaced with their NCL implementation. The handshaking signals for the dual-rail registers are then generated and connected to make a functional NCL circuit. The rest of the UNCLE flow is related to optimizing the circuit by performing some optional optimization steps such as latch balancing, relaxation [20, 21], cell merging, and net buffering. An extension of the UNCLE design flow allows for a control-driven design style (Balsa style [22, 23]) versus the data-driven style, which can potentially result in a smaller and more energy efficient NCL circuit.

The current NCL design flows can be roughly divided into two main categories. These categories are shown in Fig. 1. The steps shown in both categories are simplified to show the essence of each work. Both design flows start with an RTL design, however, the RTL design in flow (b) requires the combinational blocks to be partitioned into smaller modules (usually having at most 4 inputs and any number of outputs). This extra constraint is equivalent to the constraint of synthesizing combinational blocks to only 2-input Boolean gates in flow (a). In fact, both of these constraints are imposed by the fan-in restrictions of the standard NCL gate library. If these constraints are not set, the synthesized circuit may contain gates (flow (a)) or product terms (flow (b)) that cannot be mapped to NCL gates without breaking them into smaller gates or smaller product terms. In contrast to synchronous circuits, breaking gates or product terms to smaller pieces is not trivial in NCL circuits, since this can potentially introduce gate orphans [5]. Moreover, breaking the large gates or product terms to smaller pieces is usually more expensive in terms of area and delay compared to avoiding them in the first place. For these reasons, all the current NCL design flows (including our algorithm) assume that the synthesized circuits do not contain large gates or large product terms by setting appropriate constraints on the circuit before or during synthesis.

As depicted in Fig. 1, both categories require the initial RTL design to be synthesized. However, in flow (a) the combinational blocks are synthesized into 2-input Boolean gates, while in flow (b) each combinational module is synthesized into Boolean SOP expressions describing its outputs in terms of its inputs. In other words, the 3NCL circuit result from each flow is different since one contains Boolean gates (flow (a)) and the other contains Boolean SOP expressions (flow (b)). As explained previously, although both flows use synthesis tools, flow (a) requires more sophisticated synthesis tools for synthesis and later for mapping and optimization. The next step in both flows is to expand the single-rail signals to dual-rail signals and replace the Boolean gates with their NCL equivalent (flow (a)) or convert the Boolean SOP expressions to dual-rail SOP expressions (flow (b)). The resultant 2NCL circuits are again different because one contains NCL gates while the other contains dual-rail SOP expressions.

The 2NCL circuits then need to be optimized and mapped before a robust optimized NCL circuit is achieved. Each one of the previous works has developed its own optimization and mapping techniques. Reference [4] initially uses Design Compiler for a constrained minimization of the 2NCL circuit, and then uses a template-based cell merger method to further optimize the circuit. Reference [7] also allows merging adjacent gates with no fan-out to more complex gates to save area. Reference [5], however, offers more systematic and general cell merging and technology mapping techniques, which can be added to flow (a) to further optimize the final circuit. Similarly, reference [6] has its own grouping (to be explained later) and mapping algorithm, but as mentioned before, we have proposed an alternative algorithm that can result in a more optimized circuit. Fig. 1 also shows where reference [5] and our proposed algorithm fit in the existing NCL design flows. Although reference [5] and our proposed algorithm are only used in the last step of the NCL design flow, but it is the most important step, since it determines the efficiency of the final NCL circuit.

Each one of the two NCL design flow categories has its own merits and drawbacks. The first advantage of flow (b) is its minimum reliance on the expensive sophisticated synthesis CAD tools, while flow (a) heavily uses them. Although reusing the existing rich set of synchronous CAD tools for designing NCL circuits is beneficial, enabling the NCL design flow to use simpler and cheaper CAD tools makes it more affordable.

Another advantage of flow (b) is that it allows the designer to have more control over the structure of the final circuit.

**Table I**

<table>
<thead>
<tr>
<th>Comparison of the Two NCL Design Flow Categories</th>
<th>Flow (a)</th>
<th>Flow (b)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Requires more sophisticated synthesis tools</td>
<td>Can work with cheaper and simpler synthesis tools</td>
<td></td>
</tr>
<tr>
<td>Provides less control over the final circuit structure</td>
<td>Provides more control over the final circuit structure</td>
<td></td>
</tr>
<tr>
<td>Debugging the final circuit is more difficult</td>
<td>Debugging the final circuit is easier</td>
<td></td>
</tr>
<tr>
<td>Has area overhead due to not considering the weak conditions of Seitz</td>
<td>Takes advantage of the weak conditions of Seitz to reduce area</td>
<td></td>
</tr>
<tr>
<td>Suitable for less custom designs</td>
<td>Suitable for more custom designs</td>
<td></td>
</tr>
</tbody>
</table>
This control comes by explicitly defining the combinational modules through partitioning the combinational blocks. On the other hand, in flow (a) the whole combinational block is synthesized into 2-input Boolean gates; moreover, the subsequent optimization and mapping steps can potentially remove some of the circuit nodes. Consequently, the resultant circuit will have a less informative structure, which makes the debugging process harder if any problem is encountered later in the design phase. Although partitioning the design to smaller modules can be considered an advantage, it puts more burden on the designer, making flow (b) more appropriate for custom designs.

Finally, in contrast to flow (a), flow (b) takes advantage of the weak conditions of Seitz by only making a minimum number of outputs of the combinational modules input-complete, which leads to a smaller (and potentially faster) circuit. However, in flow (a), all the 2-input Boolean gates are expanded to their input-complete NCL equivalents without exception, which significantly increases area. The final area and speed of the synthesized circuits is design-dependent and can be better or worse for each flow. A summary of the advantages and disadvantages of each flow category is shown in Table I. We have designed several circuits using both flows, and the results are compared in Section VI.

C. Paper Contributions
This paper addresses the problem of mapping multi-rail logic expressions to an NCL gate library. It particularly focuses on the only other existing multi-rail logic expression mapping algorithm in the literature, which is introduced in [6] and will be called the original algorithm hereafter. The original algorithm will be discussed in detail, and a new mapping algorithm will be proposed that can further reduce the area and delay of the mapped NCL circuits. In contrast to the original algorithm, the new mapping algorithm can target different cost functions or use a subset of NCL gates for mapping. The proposed mapping algorithm is not only helpful for being used as a part of the NCL design automation flow, but also can be used as a standalone tool in assisting the custom NCL design when the derived multi-rail logic expressions become so large that finding the optimal mapping for them becomes difficult.

In summary, this paper makes the following contributions:

1) A new algorithm for mapping multi-rail logic expressions to complex NCL gates is proposed that improves area and delay of the mapped circuits.
2) The new mapping algorithm can target different cost functions or use only a desired subset of NCL gates for mapping.
3) The new mapping algorithm can be incorporated as part of the NCL design automation flow or be used as a standalone tool in a custom NCL design flow to assist mapping large multi-rail logic expressions.

D. Paper Conventions
Assume there is a dual-rail function $F$ expressed as a sum-of-products (SOP) of certain dual-rail signals. For example, $F^1 = A^1B^1$, and $F^0 = A^0B^0 + A^1B^1 + A^0B^1 + A^1B^0$. This is an input-complete dual-rail AND function. $F^i$ corresponds to rail-$i$ of function $F$ and comprises only one product term, while $F^0$ corresponds to rail-$0$ of function $F$ and comprises three product terms. $F^1$ consists of 4 distinct variables but includes 6 variables ($A^1$ and $B^1$ are repeated). $F^0$ consists of 2 distinct variables and includes 2 variables. For the sake of simplicity, for the rest of the paper, the multi-rail SOP expression will be referred to as the SOP expression and the product term will be referred to as the term. Assuming that each rail of a multi-rail signal is an independent variable, the SOP expression for $F^i$ and $F^0$ can be presented in a simpler form. For example, assuming $A^0 = A$, $B^0 = B$, $A^1 = C$, and $B^1 = D$, the SOP expression for $F^0$ reduces to $AB + BC + AD$, which maps to an NCL THand0 gate, and $F^0$ reduces to $CD$, which maps to an NCL TH22 gate. The standard NCL gate library is comprised of 27 gates, as shown in Table II (transistor numbers are for static CMOS implementation [11]). In practice, any SOP expression of 4 or fewer distinct variables can be directly mapped to one of these 27 NCL gates [3]. This property will be called k-feasibility, where $k$ can be 2, 3, or 4 due to the fan-in limitation of the NCL gate library. In the previous example, $F^0$ is 4-feasible because it consists of 4 distinct variables, while $F^1$ is 2-feasible.

If an SOP expression contains more than 4 distinct variables, then it must be partitioned into sufficiently small pieces of 4 or fewer distinct variables before being mapped to NCL gates. This partitioning process is equivalent to dividing the SOP expression into several groups of terms such that each group contains 4 or fewer distinct variables (i.e., is k-feasible) and therefore can be directly mapped to an NCL gate. This process is called grouping. As an example, assume $F^i$ is $A^0B^1C^1 + A^0B^1D^1 + A^1B^1 + B^0C^0 + B^1D^0 + A^1C^1$. We will see that...
F^l can be divided into several k-feasible groups: \(A'B'C^1+A'B^1+A'C^1, A'B'D^1+B'C^0,\) and \(B'D^0,\) where each group is k-feasible; thus, it can be mapped to an NCL gate. However, \(F^l\) can be alternatively divided into several other k-feasible groups; in other words, grouping is not unique. The question is how to group the terms such that the mapped circuit is optimal in terms of a certain cost function. This paper aims to answer this question through the proposed grouping algorithm. Each k-feasible group is finally mapped to a distinct NCL gate, so group and gate are equivalent terms in this paper. Also, mapping and grouping refer to the same activity in this paper and are interchangeable.

E. Paper Outline

The rest of the paper is organized as follows: In Section II, the original mapping algorithm is explained in detail; and its constraints are then discussed in Section III. Section IV presents our proposed mapping algorithm; and its improvements over the original algorithm are discussed in Section V. In Section VI, the experimental results for each mapping algorithm are presented by running the developed Perl scripts on some typical multi-rail logic expressions and circuit components. Finally, the conclusion is presented in Section VII.

II. ORIGINAL MAPPING ALGORITHM

After several synthesis and optimization steps in [6], each combinational module in the initial synchronous RTL design is finally expressed as dual-rail SOP expressions describing its outputs in terms of its inputs. Then, each SOP expression is separately mapped to NCL gates using the grouping algorithm in [6], as shown in Fig. 2. The algorithm starts with a multi-rail SOP expression as input and then groups the product terms of the SOP expression such that an area-efficient implementation is obtained. Taking \(F^l = A'B'C^1+A'B^1+D^1+A'B^1+B'C^0+D^0+A'C^1\) as an example, the first step in the original grouping algorithm is to remove all 4-variable terms from the initial SOP expression, because according to the NCL gate library, these terms cannot be grouped with any other terms to make larger groups and are always realized using TH44 gates. Thus, any 4-variable term in the initial SOP expression can be individually regarded as a group and moved to the set of final groups. Since \(F^l\) has no 4-variable term, no action is needed. Next, the distinct variables in the SOP expression are counted; if the number is less than 4, the previously grouped terms can be potentially combined with the SOP expression to make 4-feasible groups (this can potentially reduce area and will be discussed later). \(F^l\) contains 7 distinct variables, so the algorithm proceeds to the next decision box, where it is determined whether the SOP expression is empty or not. The initial SOP expression has not yet been modified, so the algorithm proceeds.

The next step in the original grouping algorithm is to create a k-feasibility table (Table III). Each column in this table corresponds to one of the terms in the SOP expression. This term is called a “parent term,” and under each parent term in the k-feasibility table, the other terms (same size or smaller) that can be combined with the parent term such that their combination includes 4 or fewer distinct variables are listed. For example, the first column in Table III corresponds to the parent term \(A'B'C^1.\) Since the combination of \(A'B'D^1\) with the parent term includes 4 distinct variables, it is added under the parent term. The rest of the table is built the same way.

Now, starting from the larger parent terms and proceeding to the smaller ones (i.e., 1st 3-variable parent terms, then 2-variable parent terms, and finally single-variable parent terms), one parent term is picked at a time, and all the possible k-feasible groups are found by combining the parent term with the other terms listed under it. In Table III, the parent term \(A'B'C^1\) can be combined with the terms listed under it to form the following k-feasible groups: \{\(A'B'C^1+A'B'D^1, A'B'C^1+A'B^1+A'C^1, A'B'C^1+B'C^0,\) and \(A'B'C^1+B'D^0\).\} Note that in the original grouping method, when the terms are combined the largest possible groups are formed, and the temporary small groups are discarded. For example, since \(A'B'C^1+A'B^1\) can be combined with \(A'C^1\) to make the larger group \(A'B'C^1+A'B^1+A'C^1,\) the original smaller group is discarded.
Using the same procedure, all the k-feasible groups for the other parent terms are derived. The k-feasible groups for \( F^i \) are shown in Table IV (repeated groups under different parent terms are not shown). In the original grouping method, in order to reduce the runtime, after finding k-feasible groups for each parent term, the largest group is selected, and the rest of the groups are removed. Also, the selected group is added to a “search list” to avoid finding the same group for the other parent terms (this is possible because, for example, both parent terms \( A'B'C^1 \) and \( A'B'D^1 \) can form the same group \( A'B'C^1 + A'B'D^1 \)). Table V shows the largest group under each parent term. A group is the largest of all groups under a parent term if it has more terms than the other groups. If all groups under a parent term have the same number of terms, the one that has more variables is the largest group. In the original grouping method, if groups of the exact same size fall under a parent term, the first group is always selected and the rest are discarded. For example, in Table IV, all the groups under parent \( A'B'D^1 \) have the same size, so the first one is selected, and the rest are discarded. It will be shown that this approach of selecting the largest group can potentially result in non-optimal grouping; the new grouping algorithm addresses this limitation.

The original grouping algorithm then proceeds with choosing the largest non-redundant groups from the set of largest groups found under each parent term, and moving them to the set of final groups. A group is considered non-redundant if it does not share a common term with any other group. Shared terms are not allowed in the set of final groups since they introduce gate orphans and therefore impact the delay-insensitivity of NCL circuits. This issue arises because when several gates share a common term, there is a possibility that all their outputs transition during the same DATA phase, but in that case only the fastest transition is acknowledged by the output and the other slower transitions are not acknowledged. In the original grouping method, non-redundant groups are found as follows: starting from the first group in the list, a group is selected and compared to the other groups; if it shares a common term with any other group, then the larger group is selected and the smaller group is discarded. This procedure continues until all the smaller redundant groups are removed. The remaining groups, which are large and non-redundant, are moved to the set of final groups. For example, in Table V, \( A'B'C^1 + A'B^i + A'C^1 \) is first compared to \( A'B'D^1 + A'B^i \), and because they both share \( A'B^i \), the smaller group (i.e., \( A'B'D^1 + A'B^i \)) is removed. Next, \( A'B'C^1 + A'B^i + A'C^1 \) is compared to \( A'B^1 + B'C^0 + B'D^0 \), and for the same reason, \( A'B^1 + B'C^0 + B'D^0 \) is removed. At the end, only \( A'B^1 + A'B^i + A'C^1 \) remains; and it is moved to the set of final groups. This method of finding the largest non-redundant groups will be proven to be inefficient, and its limitations will be addressed in the new grouping method.

At the end of the first iteration in the original grouping algorithm, the selected groups are moved to the set of final groups, and their terms are removed from the initial SOP expression. In the previous example, the selected group (i.e., \( A'B'C^1 + A'B^i + A'C^1 \)) is removed from the initial SOP expression, reducing it to \( A'B'D^1 + B'C^0 + B'D^0 \).

The same procedure is then repeated for the new SOP expression until all the terms in the expression are grouped. For the previous example, at the end of the second iteration, \( A'B'D^1 + B'C^0 \) is selected and moved to the set of final groups. After removing this group from the SOP expression, the initial SOP expression reduces to \( B'D^0 \). At the beginning of the third iteration, the condition in the first decision box in the grouping algorithm is satisfied because only two variables remain in the SOP expression (i.e., \( B' \) and \( D' \)). This situation normally means that the last group will be smaller, but sometimes it is possible to add more variables to the remaining SOP expression to make the last group larger and potentially reduce the total number of final groups. The current set of final groups can be used for this purpose because the final groups eventually need to be ORed together in order to form the output. Therefore, the outputs of the current set of final groups are added as single-variable terms to the current SOP expression at this step. In the previous example, two groups already exist in the set of final groups. We will call the output of the first group \( T_1 \) and the output of the second group \( T_2 \). After adding \( T_1 \) and \( T_2 \) to the SOP expression, the new expression becomes \( B'D^0 + T_1 + T_2 \). At the end of the third iteration, \( B'D^0 + T_1 + T_2 \) is selected as a final group and is removed from the SOP expression; therefore, the SOP expression becomes empty, and the grouping algorithm ends. Table VI shows the final groups and Fig. 3 shows its NCL implementation.

If \( T_1 \) and \( T_2 \) were not added to the SOP expression, then \( B'D^0 \) would be selected as the third final group. Assuming the output of this group was called \( T_3 \), another group (and also
another iteration) would be required to OR the output of the final groups (i.e., $F^1 = T1+T2+T3$). Therefore, adding the output of the final groups to the SOP expression when it has less than 4 variables can potentially reduce the number of final groups and consequently produce a more area-efficient circuit. Although this approach appears helpful, in some cases it can increase both the area and the delay of a circuit. This problem can be resolved by adding a post-processing step as will be discussed in the new grouping algorithm.

### III. ORIGINAL MAPPING ALGORITHM CONSTRAINTS

Several potential constraints of the original grouping algorithm were introduced in the previous section. In this section, these constraints are discussed in more detail and some examples are provided. In the next section, our proposed grouping algorithm is introduced, and these constraints are addressed.

The original grouping method only targets area as the cost function and tries to minimize area by finding larger groups and decreasing the number of final groups. It also assumes that all 27 NCL gates are available for grouping. However, in practice, some NCL gates may not be available, or a designer could be interested in targeting delay as the cost function by using a certain set of low-latency NCL gates for mapping. The original grouping method cannot provide such a degree of flexibility. Moreover, the original grouping method usually requires several iterations to find the final groups (multi-pass grouping). Based on the original grouping algorithm shown in Fig. 2, all the steps, from creating a k-feasibility table to combining terms with the parents, finding the largest group under each parent, and finally finding the largest non-redundant groups, must be performed every time the main loop is executed. This execution is computationally expensive and could be alleviated by engaging in less computation in the main loop.

As explained previously, in the original grouping method, after finding all k-feasible groups under a parent term, the largest group is selected and the rest are discarded. However, if the k-feasible groups under a parent term have exactly the same size, then the first group is selected as the largest group. This approach of selecting the largest group can sometimes result in an inefficient grouping. For example, assume $F^1 = A B^1 + A^9 C^0 + A^9 D^1 + B^1 C^0 + A^9 D^0 + B^9 C^1 D^1$. In this case, the 4-feasible groups under parent $A B^1$ would be $(A B^1 + A^9 C^0 + A^9 D^1 + B^1 C^0$, and $A^9 B^1 + A^9 C^0 + B^1 C^0 + A^9 D^1)$. Now, if the first group is selected, the final grouping would be $\{T1 = A^9 B^1 + A^9 C^0 + A^9 D^1 + B^1 C^0\} (TH44w322)$, $T2 = B^9 C^1 D^1$ (TH33), and $F^1 = A^9 D^0 + T1 + T2$ (TH24w22)). However, if the second group under parent $A B^1$ is selected as the largest group, the new grouping would be $\{T1 = A^9 B^1 + A^9 C^0 + B^1 C^0 + A^9 D^0\} (TH44w322)$, $T2 = B^9 C^1 D^1 + A^9 D^1$ (TH54w32), and $F^1 = T1 + T2$ (TH12). Based on Table II, this grouping saves 6 transistors compared to the first grouping and is also faster (see Section V).

The original grouping method is also not efficient in terms of finding the largest non-redundant groups. As discussed in the previous section, starting from the first group, each group is compared to the other groups, and if they share common terms, the largest one is selected, and the other one is discarded. For example, assume $F^1 = B^1 C^0 D^0 + C^1 D^0 + A^5 B^1 + A^9 C^1 + A^9 D^1 + B^1 C^1$. The set of the largest groups after the first iteration will contain $\{B^1 C^0 D^0 + C^1 D^0, C^1 D^0 + A^5 B^1 + A^9 C^1, A^5 B^1 + A^9 C^1 + A^9 D^1, A^5 C^1 + A^9 D^1 + B^1 C^1\}$. Using the original method to find the largest non-redundant groups results in only $C^1 D^0 + A^5 B^1 + A^9 C^1$ remaining at the end. However, a more careful examination reveals that selecting two other large non-redundant groups, which the original grouping method would never select, is indeed a better choice (i.e., $A^5 B^1 + A^9 C^1 + A^9 D^1$ and $B^1 C^0 D^0 + C^1 D^0$). This alternative choice not only decreases the algorithm runtime but also can result in a smaller and faster circuit. In fact, if the first choice is used, the final groups would be $\{T1 = A^5 B^1 + A^9 C^1 + C^0 D^0\}$ (THAnd0), $T2 = A^5 D^1 + B^1 C^1$ (THxor0), $T3 = B^1 C^0 D^0 + T1$ (TH34w3), $F^1 = T2 + T3$ (TH12)), but if the second choice is used, the final groups would be $\{T1 = A^5 B^1 + A^9 C^1 + A^9 D^1\}$ (TH44w3), $T2 = B^1 C^0 D^0 + C^1 D^0$ (TH54w32), $F^1 = B^1 C^1 + T1 + T2$ (TH24w22)). The second grouping saves 11 transistors and is faster (see Section V).

Finally, the approach of adding the final groups as single-variable terms to the initial SOP expression to make larger groups is not always helpful. In fact, this approach can potentially result in a larger circuit or increase the logic levels unnecessarily and consequently make the final circuit slower. This technique is usually only beneficial if it can reduce the total number of final groups. For example, assume $F^1 = A^5 B^1 C^0 + A^9 B^1 C^1 + A^9 B^1 C^0 + A^5 B^1 C^1 + B^1 C^0 D^0$. Using the original grouping method, the final groups would be $\{T1 = A^5 B^1 C^0 + A^9 B^1 C^1\} (TH54w22)$, $T2 = A^5 B^1 C^0 + A^9 B^1 C^1$ (TH54w22), $T3 = B^1 C^0 D^0 + T1$ (TH34w3), $F^1 = T2 + T3$ (TH12)). In this example, combining $T1$ with $B^1 C^0 D^0$ cannot decrease the number of final groups, but it adds to the delay of

<table>
<thead>
<tr>
<th>Priority Level</th>
<th>NCL Threshold Gate</th>
<th>Set Function</th>
<th>3v &amp; 2v Terms Covered</th>
<th>Variables Covered</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>TH24</td>
<td>AB + AC + AD + BC + BD + CD</td>
<td>6 12</td>
<td></td>
</tr>
<tr>
<td>2</td>
<td>TH34w22</td>
<td>AB + AC + AD + BC + BD</td>
<td>5 10</td>
<td></td>
</tr>
<tr>
<td>3</td>
<td>TH34</td>
<td>ABC + ABD + ACD + BCD</td>
<td>4 12</td>
<td></td>
</tr>
<tr>
<td>4</td>
<td>TH34w22</td>
<td>BCD + AB + AC + AD</td>
<td>4 9</td>
<td></td>
</tr>
<tr>
<td>5</td>
<td>TH44w322</td>
<td>AB + AC + AD + BC</td>
<td>4 8</td>
<td></td>
</tr>
<tr>
<td>6</td>
<td>TH24comp</td>
<td>AC + BC + AD + BD</td>
<td>4 8</td>
<td></td>
</tr>
<tr>
<td>7</td>
<td>TH44w2</td>
<td>ABC + ABD + ACD</td>
<td>3 9</td>
<td></td>
</tr>
<tr>
<td>8</td>
<td>TH44w22</td>
<td>ACD + BCD + AB</td>
<td>3 8</td>
<td></td>
</tr>
<tr>
<td>9</td>
<td>TH54w322</td>
<td>BCD + AB + AC</td>
<td>3 7</td>
<td></td>
</tr>
<tr>
<td>10</td>
<td>TH24w3</td>
<td>BC + BD + CD + A</td>
<td>3 7</td>
<td></td>
</tr>
<tr>
<td>11</td>
<td>TH44w3</td>
<td>AB + AC + AD</td>
<td>3 6</td>
<td></td>
</tr>
<tr>
<td>12</td>
<td>TH34w22</td>
<td>ABC + ABD</td>
<td>2 6</td>
<td></td>
</tr>
<tr>
<td>13</td>
<td>TH34w32</td>
<td>ACD + AB</td>
<td>2 5</td>
<td></td>
</tr>
<tr>
<td>14</td>
<td>TH34w32</td>
<td>BC + BD + A</td>
<td>2 5</td>
<td></td>
</tr>
<tr>
<td>15</td>
<td>TH33w2</td>
<td>AB + AC</td>
<td>2 4</td>
<td></td>
</tr>
<tr>
<td>16</td>
<td>THxor0</td>
<td>ABC + A</td>
<td>1 4</td>
<td></td>
</tr>
<tr>
<td>17</td>
<td>TH24w22</td>
<td>CD + A + B</td>
<td>1 4</td>
<td></td>
</tr>
<tr>
<td>18</td>
<td>TH23w2</td>
<td>BC + A</td>
<td>1 3</td>
<td></td>
</tr>
<tr>
<td>19</td>
<td>TH22w3</td>
<td>AB</td>
<td>1 2</td>
<td></td>
</tr>
</tbody>
</table>
the circuit. In fact, a grouping in which T3 = B^1C^0D^1 (TH33) and F^1 = T1+T2+T3 (TH13) maintains the same number of transistors but cuts the circuit delay almost in half (Section V).

IV. PROPOSED MAPPING ALGORITHM

The standard NCL gate library is comprised of 27 gates, each of which has several properties. Some of these properties are technology-independent, such as the set function and the number of transistors, while some are technology-dependent, such as area and delay. The main idea of the new grouping algorithm is to sort the list of NCL gates based on a cost function prior to grouping. At the time of grouping, the gates occupying a higher position in the sorted list are considered more important and will have a higher priority in grouping. Moreover, in contrast to the original grouping method, the list of NCL gates is no longer required to include all 27 gates as long as it contains enough gates to cover any given SOP expression. This usually means that the gate list must contain at least all of the NCL AND (THm) and OR (TH1n) gates.

The first step in using the proposed grouping algorithm is to select a set of NCL gates to which the SOP expressions are to be mapped. The selected NCL gates are then sorted based on a cost function, and each gate is assigned a priority number accordingly. At the time of grouping, this priority number is used to determine which groups are most desirable. The cost function is usually area or delay. For example, if the cost function is area, the gates that cover more terms with less area will have a higher priority. In other words, let $F$ be a multi-rail SOP expression. Assume that function $F$ can be implemented (denoted by $<*$) by the set of NCL gates $\{H_0, H_1, \ldots, H_n\}$:

$$\{H_0, H_1, \ldots, H_n\} <* F$$

If there exists a single NCL gate $K$ that implements the same function:

$$K <* F$$

Then $K$ is said to have a higher priority than any NCL gate in the set of $\{H_0, H_1, \ldots, H_n\}$ if:

$$\text{Area}(K) \leq \sum_{i=0}^{n} \text{Area}(H_i)$$

As an example, consider $F(A,B,C,D) = AB+ACD+BCD$. $F$
can be implemented using a single gate, TH44w22, or it can be implemented using several other gates such as \( \{ H_0 = AB \) (TH22), \( H_1 = ACD + BCD \) (TH54w22), \( H_2 = H_0 + H_1 \) (TH12) \}. Since TH44w22 has less area (#transistors) compared to the sum of the area for TH54w22, TH22, and TH12, it has a higher priority than all of them.

For the rest of the paper, for the sake of comparison with the original grouping method, let us assume that the cost function is area and that all of the NCL gates are available for grouping. A typical priority table is shown in Table VII, in which the gates are sorted based on how many 3-variable and 2-variable terms they cover. If some gates cover the same number of terms, the one that covers more variables is assigned a higher priority; if they also cover the same number of variables, then they are assigned the same priority number. Note that the NCL OR gates (TH1n) are missing from this table because they are used in the last step of the proposed grouping algorithm when the final groups are ORed. This step will be discussed later in more detail.

The proposed grouping algorithm is shown in Fig. 4. In summary, the algorithm begins with moving all the 4-variable terms to the set of final groups, just as in the original grouping method. Next, all k-feasible groups are found by using a k-feasibility table and combining all parent terms with the other terms, as discussed in the original grouping method. The k-feasible groups are then arranged into priority levels according to Table VII. Next, starting from the highest non-empty priority level, the non-redundant groups in each priority level are found, their terms are removed from all the other groups, and the priority levels are updated accordingly. This procedure continues until all priority levels become empty.

Let us take the same SOP expression that was used to explain the original grouping algorithm as an example. Assume \( F' = A'B'C + A'B'D + A'B'C^0 + B'D^0 + A'C' \). Based on the algorithm shown in Fig. 4, the first step is to remove all 4-variable terms from the SOP expression and move them to the set of final groups for the same reason that they were removed in the original grouping method. \( F' \) contains no 4-variable terms, so this step is skipped. All k-feasible groups are then found by using the k-feasibility table, as discussed in the original grouping method. Table VIII shows the result. A major difference exists between the k-feasible groups found with the original grouping method and the ones found with the proposed grouping method. As mentioned previously, with the original grouping method, only larger k-feasible groups are stored, and the smaller temporary k-feasible groups are discarded. In the proposed grouping algorithm, however, all possible combinations of terms are stored. For example, for the parent \( A'B \) in Table VIII, \( A'B + B'C^0 + B'D^0 \), \( A'B + B'C^0 \), and \( A'B \) are all stored. This enables the proposed grouping algorithm to find all the final groups in one iteration (one-pass grouping) as opposed to the original grouping algorithm that requires several iterations (see Section III). Finding all k-feasible groups does not require more processing compared to the original grouping method since the process of finding larger k-feasible groups inherently includes finding smaller ones.

The next step is to push the groups into their corresponding priority levels, as demonstrated in Table IX. In this table, under each priority level, one or more groups from Table VIII are listed. The empty priority levels are not shown. The algorithm then picks one priority level at a time, starting from the higher, non-empty priority levels, and then selects the non-redundant groups in each priority level. In Table IX, the highest priority level is 8, and this level includes only one group (i.e., \( A'B'C + A'B' + A'C') \), which is selected as a non-redundant group. The selected groups are then examined to determine if they are 4-feasible (i.e., comprised of 4 distinct variables); if they are not, the output of the previously found final groups are added to them as single-variable terms to make them 4-feasible, if possible (provided that the new group is still implementable in the chosen NCL gate library). This approach is almost similar to the one used in the original grouping method. This step may not be required if the cost function is delay and can be skipped without causing problems for the whole grouping algorithm (in contrast to the original grouping method which will fail). Since the selected group in the priority level 8 is already 4-feasible, no action is required.

The selected groups are finally moved to the set of final groups, their terms are removed from the priority levels, and the priority levels are updated accordingly. For example, after removing the terms of \( A'B'C + A'B' + A'C' \) from the priority levels, \( A'B' + B'C^0 + B'D^0 \), which already belongs to the priority level 10, reduces to \( B'C^0 + B'D^0 \), which now belongs to the priority level 14 according to Table VII. The updated priority levels are shown in Table X. This procedure is repeated for the other priority levels until all the product terms are grouped and the priority levels become empty. In Table X, the next highest priority level is 12, which contains two groups. Because these two groups share a common term, they are dependent, and one of them must be removed. In this example, it does not matter which one is removed (as will be explained later), so the first group is selected and the other is removed. The selected group is then moved to the set of final groups, and its terms are removed from the priority levels. This leaves only \( B'D^0 \), which can be combined with the other final groups as shown in Table XI. The corresponding NCL implementation is shown in Fig. 5. For this example, the original grouping method and the proposed one produce the same grouping result, but this is not always the case as explained in the next section.

The proposed grouping method always preserves delay-insensitivity of the initial dual-rail function. In order to prove it, one must prove that the proposed grouping method preserves input-completeness and observability.

**Theorem 1:** Grouping preserves input-completeness.

**Proof:** Let dual-rail function \( F \) be input-complete with regard to a certain variable \( X \). Hence, all product terms of \( F \) (both \( F^1 \) and \( F^0 \)) include variable \( X \) (either \( X \) or \( X^0 \)) [3]. Grouping is the process of combining (Boolean OR) the product terms into k-feasible groups and then ORing these groups to produce the output. Since grouping does not modify the product terms, each term will still contain variable \( X \);
Therefore, $F$ will still be input-complete with respect to $X$.  

Theorem 2: Grouping preserves observability.  

Proof: A circuit is observable when it does not include any gate orphans. In other words, any transition on the output of a gate must be followed by a transition on a primary output. Since grouping only combines the product terms into k-feasible groups and then ORs them to produce the final output, an assertion on the output of a gate will pass through the network of OR gates and will assert a primary output. Therefore, the output of all the gates is observable.  

V. IMPROVEMENTS OVER THE ORIGINAL MAPPING ALGORITHM  

Several advantages of the proposed grouping algorithm, such as the ability to use different cost functions, the ability to map to a subset of NCL gates, and one-pass grouping, were pointed out in the previous section. In this section, the details of some of the previously mentioned steps are explained, and it is shown how these steps improve the overall mapping process.  

With the proposed grouping method, the non-redundant groups under a priority level are selected efficiently. Finding the maximum number of non-redundant groups is a special case of the maximal independent set problem [24]. This problem is NP-complete, so it is unlikely that it can be solved in polynomial time; however, since the number of groups in each priority level is always small (due to the small size of each combinational module, see section I.B), the runtime is always small. Many algorithms have been proposed for this problem in the literature [25, 26], but for our special case we use a simple approach as explained in Fig. 6. In contrast to the approach that is used in the original grouping method, this approach always finds the maximum number of non-redundant groups in a given set of groups. In Fig. 6, each circle represents a term, and each enclosed area represents a group in the current priority level. These groups are named $KJ$ through $K5$. In this example, each group covers 4 terms, and some of the groups have common terms, and therefore are redundant. The terms that are not covered by any of the groups do not belong to the current priority level. In order to find the maximum number of non-redundant groups, a dependency tree must be made for each group. The following steps explain how to make a dependency tree for a group: First, a group is selected as the root (e.g., $K1$); then, all the groups that share a common term with the root are removed ($K2$), and the rest of the groups are added as branches to the root ($K3, K4, K5$). Then, one of the branches is selected as the new root (e.g., $K3$), and the other branches are added as branches to the new root if they share no common term with the new root (only $K5$); otherwise, they are removed ($K4$). This procedure, which is the same for all other branches, continues until all the branches are removed. The same procedure is followed for the other groups until a dependency tree is created for each group. The dependency trees for the previous example are shown in Fig. 6. Each path (starting from the root to the bottommost branch) in a dependency tree represents a set of non-redundant groups. For example, in the first tree of Fig. 6, there are two sets of non-redundant groups, i.e., $(K1, K3, K5)$ and $(K1, K4)$. The order of groups is not important, so $(K1, K5, K3)$ is considered the same as $(K1, K3, K5)$ and is ignored. The other sets of non-redundant groups are shown in Fig. 6. A set of non-redundant groups that includes more groups is clearly more desirable. In this example, $(K1, K3, K5)$ offers the maximum number of non-redundant groups.  

The dependency tree method does not always return a unique solution. Assume a scenario in which the dependency tree method returns multiple sets of non-redundant groups, each having the same number of groups. In this case, the proposed grouping method will try all the possible scenarios recursively in order to find the most optimal grouping. For example, in Table X under priority level 12, there are two dependant groups of the same size. One scenario could be to select $A^0B^1D^1+B^1C^0$ as the final group and proceed with the grouping, and the other scenario could be to select $A^0B^1D^1+B^1D^0$. In practice, the new grouping method would consider both scenarios before selecting the optimal grouping. Technically, considering all the scenarios will result in a tree that must be traversed in order to find the most optimal grouping. A depth-first search (DFS) approach is used to traverse the resultant tree, which takes $O(|V| + |E|)$ time, where $V$ and $E$ are the number of vertices and edges of the tree, respectively [27].  

Finally, the process of using the output of the current final groups as single-variable terms to make larger groups is corrected in the proposed grouping algorithm, by adding an extra optimization step. As mentioned previously, this approach is usually helpful only when it can reduce the number of final groups. Moreover, if the cost function is
delay, combining the final groups can be undesirable even if it reduces the number of final groups. The added optimization step in Fig. 4 will explore relocating the single-variable terms in the set of final groups (without increasing the logic levels) to find the optimal grouping. This optimization step is shown in Fig. 7, where $M$ is the mapping before optimization. In this step, starting from the first logic level, each logic level is searched to find the groups that contain a single-variable term. The standard NCL gate library contains 8 gates with this property: $A$+$BCD$ (TH34w3), $A$+$BC$+$BD$ (TH34w32), $A$+$BC$ (TH23w2), $A$+$BC$+$BD$+$CD$ (TH24w2), $A$+$B$+$CD$ (TH24w22), $A$+$B$ (TH12), $A$+$B$+$C$ (TH13), and $A$+$B$+$C$+$D$ (TH14). If any of the above groups exists in the current logic level, the single-variable terms are moved to the next logic level, and the area/delay of the new mapping is calculated and compared to the previous one in order to find the best solution. The running time is a linear function of the number of gates in each mapping.

VI. EXPERIMENTAL RESULTS

In order to compare the original and the proposed grouping methods, both methods were implemented using the Perl programming language. The developed Perl scripts were then tested on several SOP expressions and circuit components. Table XII shows the results of running the developed scripts on some of the examples used in this paper. For each example, the groups resulting from both grouping methods are shown. Moreover, the corresponding number of transistors ($\#T$), area, delay, and runtime are also compared. Both grouping scripts were run on an Intel Core 2 Duo 2.4 GHz machine with 4GB RAM, and the area and delay information came from an NCL physical cell library realized in a 1.8V, 0.18$\mu$m TSMC CMOS process. Table XII shows that the new grouping method decreases area and delay of the mapped SOP expressions, while the runtime may increase based on the SOP expression. Although the new grouping method enables one-pass grouping and decreases the processing time in the main loop, as opposed to the original grouping method, the extra optimization steps that are missing in the original grouping method (see Section V) can sometimes increase the total runtime.

In order to observe the benefits of the proposed grouping method at the circuit level, this method was used to design several circuit components as listed in Table XIII. In this table, the first two components are used in a quad-rail NCL multiplier [28], and the last three are used in an NCL 8051 ALU [29]. The experimental results show up to a 10% area reduction in the LOGIC component and up to a 39% delay improvement in the Q33MUL component.

Table XIV shows the result of mapping the circuit components in Table XIII using the new grouping method when only a restricted subset of NCL gates is available. As explained before, this is not possible in the original grouping method. In this experiment, half of the gates in the standard NCL gate library were removed and grouping was performed with the other half. The results show that the mapped circuits have more area and delay compared to the case with all the NCL gates available, since less optimization is possible with a
restricted subset of gates.

Finally, although the proposed grouping method cannot be directly compared to the other previous works (see Section I.B), an indirect comparison is possible through incorporating the new grouping algorithm in a design flow such as flow (b). For this purpose, we added our grouping algorithm to the NCL design flow (b) and compared it against the NCL design flow (a) by synthesizing several circuits listed in Table XV. In flow (a), the UNCLE toolset [7] is used to convert synchronous circuits to NCL and then the resultant circuits are further optimized using the ATN_OPT toolset [5]. Both of these tools (i.e., UNCLE and ATN_OPT) and the detailed instructions on how to use them are available online for public access at the time of writing this paper. In flow (b), we used the methods described in [6] to partition a synchronous circuit to smaller modules and derive the optimal input-complete dual-rail output SOP expressions, which are then mapped to NCL gates using our proposed grouping method to build the final circuit. In Table XV, several circuits are listed. These circuits include decoders (2-to-4 line and 3-to-8 line), logic blocks (4-bit and 8-bit), parity checkers (4-bit and 8-bit), comparators (4-bit and 8-bit), and multipliers (4×4 and 8×8). For each circuit the corresponding number of inputs (#i), outputs (#o), and NCL gates (#g) is also listed. Based on the results, the area and delay advantage for each flow is design-dependent and can be better or worse. Flow (b) particularly works better for the circuits that have more outputs than inputs, so more area reduction becomes possible through making a restricted set of outputs input-complete (i.e., using weak conditions of Seitz). On the other hand, flow (a) works better when more high-level components are inferred at synthesis time. For example, in the case of the multipliers, since they are mainly synthesized to full-adders, the UNCLE tool replaces these components with the manually optimized NCL full-adders (when converting the 3NCL circuit to 2NCL circuit), which results in much better area as compared to flow (b). At this time flow (b) does not take advantage of hand-optimized NCL components; however, this feature can be incorporated into the flow in future versions.

VII. CONCLUSION

A new mapping algorithm was proposed and compared to the original one for mapping multi-rail logic expressions to the NCL gate library. Both mapping algorithms were implemented in the Perl programming language and tested on some multi-rail logic expressions and circuit components. The proposed mapping algorithm was shown to outperform the original one in terms of area and delay reduction. We showed that the new mapping algorithm can result in up to 10% area reduction and 39% delay reduction. Although the new mapping algorithm performs mapping in one pass requiring less computation in the main loop, its average runtime is higher compared to the original method because the new mapping algorithm incorporates several extra optimization steps. Also, in contrast to the original mapping algorithm, the new mapping algorithm can map a multi-rail expression to a restricted subset of NCL gates and can target any cost function.

REFERENCES

Farhad A. Parsan (S’06) received the B.S. and M.S. degrees in electrical engineering from Iran University of Science & Technology, Tehran, Iran, in 2005 and 2008, respectively, where he researched on mixed-signal IC design. He joined the Missouri University of Science & Technology, Rolla, in 2009 to pursue a Ph.D. degree in electrical engineering, where he started researching on asynchronous IC design. He continued his research on asynchronous IC design by joining the University of Arkansas, Fayetteville, in 2010 where he is currently working toward the Ph.D. degree. He has been a student member of IEEE since 2006. His research interests include asynchronous logic design, VLSI design and verification, design for testability, CAD tool development, and computer architecture.

Waleed Al-Assadi (SM’09) received his Ph.D. in Electrical Engineering from Colorado State University in 1996. He is currently a faculty in the Department of Electrical and Computer Engineering at the University of South Alabama. He has 7 years of industrial experience with AMD and IBM Microelectronics. His research interests are in VLSI systems design, design for test, security and trustworthiness of hardware, asynchronous paradigms, wireless sensors, reliability of nanotechnology systems, and embedded systems. He holds 4 US patents and is a senior member of IEEE.

Scott C. Smith (SM’06) received the B.S. degrees in electrical engineering and computer engineering and the M.S. degree in electrical engineering from the University of Missouri—Columbia in 1996 and 1998, respectively, and the Ph.D. degree in computer engineering from the University of Central Florida, Orlando, in 2001. He started as an Assistant Professor at the University of Missouri—Rolla (now Missouri University of Science & Technology) in August 2001, was promoted to Associate Professor in March 2007 (effective September 2007), and is currently an Associate Professor at University of Arkansas, Fayetteville. He has authored 14 journal publications, 55 conference papers, and 5 U.S. patents, all of which can be viewed from his web site: http://comp.uark.edu/~smithsc0/.

His research interests include computer architecture, asynchronous logic design, CAD tool development, embedded system design, VLSI, FPGAs, trustable hardware, self-reconfigurable logic, and wireless sensor networks. Dr. Smith is a Member of Sigma Xi, Eta Kappa Nu, Tau Beta Pi, and ASEE.