

Schottky Barrier Tunnel Field-Effect Transistor using Spacer Technique

Hyun Woo Kim¹, Jong Pil Kim¹, Sang Wan Kim¹, Min-Chul Sun², Garam Kim¹, Jang Hyun Kim¹, Euyhwan Park¹, Hyungjin Kim¹, and Byung-Gook Park¹

Abstract—In order to overcome small current drivability of a tunneling field-effect transistor (TFET), a TFET using Schottky barrier (SBTFET) is proposed. The proposed device has a metal source region unlike the conventional TFET. In addition, dopant segregation technology between the source and channel region is applied to reduce tunneling resistance. For TFET fabrication, spacer technique is adopted to enable self-aligned process because the SBTFET consists of source and drain with different types. Also the control device which has a doped source region is made to compare the electrical characteristics with those of the SBTFET. From the measured results, the SBTFET shows better on/off switching property than the control device. The observed drive current is larger than those of the previously reported TFET. Also, short-channel effects (SCEs) are investigated through the comparison of electrical characteristics between the long- and short-channel SBTFET.

Index Terms—Nickel silicide, dopant segregation, tunneling field-effect transistor, Schottky barrier, ambipolar behavior

Manuscript received May. 12, 2014; accepted Jul. 29, 2014

A part of this work was presented in Korean Conference on Semiconductors, Seoul in Korea, Feb. 2014.

¹ Inter-University Semiconductor Research Center and Department of Electrical Engineering, Seoul National University, Seoul 151-744, Republic of Korea.

² TD Team (S. LSI), Device Solutions Business Group, Samsung Electronics Co. Ltd., Yongin 446-711, Republic of Korea. M.-C. Sun is also with Inter-University Semiconductor Research Center and Department of Electrical Engineering, Seoul National University, Seoul 151-744, Republic of Korea.

E-mail : bgpark@snu.ac.kr

I. INTRODUCTION

As the complementary MOS (CMOS) devices are scaled down to 10 nm technology node, the subthreshold leakage current has been increased due to short-channel effects (SCEs). Also the subthreshold swing (SS) in MOSFET is fundamentally limited by thermionic emission of carriers (> 60 mV/dec). Thus, it is becoming more difficult to reduce power supply voltage. Recently, in order to solve the power dissipation problem, tunnel field-effect transistor (TFET) has been studied as a candidate for low operating power device [1-6]. TFET is known that the SS can be obtained below 60 mV/dec unlike MOSFET because carriers are injected by band-to-band tunneling. However, for real TFET, the SS of sub-60 mV/dec is not observed easily because of the increase of tunneling resistance by dopant diffusion by annealing, large band-gap, and trap-assisted tunneling (TAT) by defects. Also, silicon TFETs show small on-current ($< 1 \mu\text{m}/\mu\text{m}$) due to large tunneling resistance and ambipolar behavior caused by tunneling between the channel region and drain region. In addition, since TFET has an asymmetric source/drain doping type, it is difficult to fabricate short-channel TFET due to misalignment problem. Many research groups have concentrated on the improvement of on-current and SS properties by using high- κ material and band-gap engineering [7-9].

In this work, a TFET using Schottky barrier tunneling (SBTFET) is introduced to improve current drivability. The main difference between the SBTFET and conventional TFET is the metal source region resulting in Schottky barrier formation at the interface between the source and channel [10]. So it is expected that large on-

current is induced by smaller tunneling resistance. Also, in order to overcome the misalignment problem in short-channel TFET fabrication, the spacer technique is adopted for self-aligned doping process [11].

II. DEVICE OPERATION AND FABRICATION

The scheme of the SBTfET is described in Fig. 1(a). The source region of the SBTfET is defined using nickel silicide. In order to understand the principle of the SBTfET, the energy band diagrams are indicated as shown in Fig. 1(b). At OFF state, it is observed that the thermionic emission component injected over Schottky barrier contributes to the off-current in the SBTfET ($I_{OFF} = I_{thermionic}$). At ON state, the on-current consists of the thermionic emission and field-induced tunneling components from the source toward the channel region ($I_{ON} = I_{thermionic} + I_{tunneling}$). The Schottky barrier height (SBH) is determined by the workfunction difference between the metal source and channel region. For high current drivability, the SBH of the SBTfET needs to be lowered. However, the leakage current is supposed to increase because thermionic emission components over low SBH increase. While the SBTfET with high SBH can reduce the leakage current, tunneling components are suppressed due to widened Schottky barrier width, leading to small on-current. In this study, nickel silicide with mid-gap workfunction is used as the metal region of




Fig. 1. (a) Device structure of the SBTfET, (b) energy band diagram when the device operates at OFF/ON states.




Fig. 2. Schematics of the process flow for the SBTfET using spacer technique.

the SBTfET. Also, dopant segregation technique in the source region is applied for small tunneling resistance [12]. A schematic of the process flow for the SBTfET using spacer technique is shown in Fig. 2. After the (100) wafer preparation, SOI (Silicon On Insulator) thickness is thinned to 40 nm by oxidation process and active region is defined by photolithography process. Then, gate

oxide / gate n^+ -doped poly-silicon / buffer oxide / poly-silicon (28 Å / 1000 Å / 300 Å / 3000 Å) are sequentially formed and the poly-silicon layer is anisotropically etched using a photoresist (PR) mask. In order to define the gate region, tetraethyl orthosilicate (TEOS) is isotropically deposited using PECVD and is etched using RIE. The TEOS spacer length is determined as the gate length. By using the TEOS spacer mask, the drain region can be defined (As^+ , $2 \times 10^{14} \text{ cm}^{-2}$, 10 keV). Next, HDPCVD oxide is deposited to protect the drain region and oxide CMP process is performed. Once the HDPCVD oxide on top of the poly-silicon is completely removed, poly-silicon / buffer oxide / gate n^+ poly-silicon are etched by using the remaining HDPCV oxide as a hard mask. Then, arsenic doping is performed for dopant segregation (As^+ , $1 \times 10^{14} \text{ cm}^{-2}$, 5 keV) and annealing process is conducted (950 °C, 5 sec). For metal source region, after 15 nm nitride spacer formation, nickel is deposited (200 Å) and RTP process is conducted (450 °C, 60 sec). Residual nickel is stripped by SPM cleaning ($H_2SO_4:H_2O_2 = 4:1$, 120 °C, 60 sec), and conventional back-end processes are performed.

The control devices using the same process method are fabricated to compare the electrical characteristics of the SBTFET and conventional TFET. The source region of the control device is formed by implantation process (BF_2^+ , $6 \times 10^{14} \text{ cm}^{-2}$, 10 keV). Furthermore, the SBTFET and control devices with a long channel by using gate photolithography process are fabricated to investigate SCEs. Fig. 3(a) shows the SEM image of the TEOS spacer for gate length definition. Also CMP process is successfully done for the formation of the metal source region as shown in Fig. 3(b). Fig. 4 shows the nickel silicide source and nitride spacer image after the source region formation. Through this process flow, the SBTFET and control device with a gate length of 100 nm can be successfully implemented. Also, the long-channel devices with a gate length of 0.5 μm is fabricated using photolithography.

III. RESULTS AND DISCUSSION

The electrical characteristics of fabricated devices are analyzed using Agilent 4156C. First, the transfer characteristics of the SBTFET and control device with




Fig. 3. SEM images of (a) the TEOS spacer, (b) oxide planarization after CMP process.




Fig. 4. TEM image of the source region after nitride spacer and nickel silicide process.




Fig. 5. The transfer characteristics of the SBTFET and the control device with gate length of 0.5 μm .

long channel ($L_G = 0.5 \mu\text{m}$) are investigated as shown in Fig. 5. For off-current properties, the control group has small leakage current by band-to-band tunneling. Also the SBTFET's leakage current level by thermionic components is similar to the control group. For on-current properties, in case of the SBTFET, it is found that the on/off current ratio and SS property are better than that of the control device due to small tunneling






Fig. 6. Transfer characteristics of the control device with increasing drain voltage.

resistance. The extracted SS value is 68.1 mV/dec at drain voltage of 0.5 V and SS degradation is not observed with increasing drain voltage. However, drain current tends to saturate with increasing gate voltage. It is because the fabricated SBTfET has large parasitic resistance. In case of the control device, desirable switching can't be observed. Drive current is much smaller than ambipolar current and extremely high SS value is obtained. In order to investigate the reason of poor switching, the transfer characteristics of the control device are plotted for a wide range of gate voltage as shown in Fig. 6. For low forward voltage, switching operation hardly occurs. High gate voltage above 2 V is needed to operate the control device. For the reverse gate voltage range, ambipolar current significantly goes up with increasing drain voltage and is larger than the drive current. This result is caused by dopant diffusion difference. Boron dopants in the source region are easily diffused compared with heavy arsenic dopants in the drain region during thermal annealing process for dopant activation. As a result, tunneling resistance between the source and channel becomes larger resulting in poor SS and on-current properties.

Next, in order to investigate SCEs of the SBTfET, the transfer characteristics are plotted. In case of the SBTfET with a long-channel, SCEs are not seen and good current drivability as shown in Fig. 7(a). However, ambipolar current increases significantly as the drain bias increases, which is caused by tunneling current between the channel and the drain as the control device. In case of the short-channel SBTfET ($L_G = 100$ nm), the electrical characteristics are degraded compared with that of the



(a) $L_G = 0.5$ μm



(b) $L_G = 100$ nm

Fig. 7. Transfer characteristics of the SBTfET with long- and short-channel.

long-channel SBTfET. Thus, the high SS value of 116 mV/dec is extracted. Especially, drain induced current enhancement (DICE) gets worse as the drain voltage is increased. It is because Schottky barrier width is modulated by the drain voltage regardless of the gate voltage. Thus, in order to reduce the SCEs and ambipolar behavior, additional techniques are needed such as underlapped drain region and long effective channel length [13]. However, although the short-channel SBTfET has SS degradation and DICE, the good switching behavior is still observed compared with the control device due to small tunneling resistance. The output characteristics of the SBTfET with L_G of 100 nm are also investigated as shown in Fig. 8. While the drive current is larger than that of the previously reported TFETs, the current drivability for the low drain voltage is weak due to tunneling resistance.




Fig. 8. Output characteristics of the SBTFET with gate length of 100 nm.

IV. CONCLUSION

In this study, the SBTFET is proposed to overcome the disadvantages of TFET. Also the proposed device with self-aligned source/drain region is firstly fabricated by using spacer technique. From the measured results, on/off switching property of the proposed device are improved compared with that of the control device. However, in terms of parasitic resistance, ambipolar current and SCEs, the improvement of the electrical characteristics is needed through additional process optimization.

ACKNOWLEDGMENTS

This work was supported by the Future Semiconductor Device Technology Development Program (10044842) funded By MOTIE (Ministry of Trade, Industry & Energy) and KSRC (Korea Semiconductor Research Consortium).

REFERENCES

- [1] W. M. Reddick *et al.*, "Silicon surface tunnel transistor," *Appl. Phys. Lett.*, vol. 67, 1995, p. 494-497.
- [2] K. K. Bhuwalka *et al.*, "Performance enhancement of vertical tunnel field-effect transistor with SiGe in the $\delta p+$ layer," *Jpn. J. Appl. Phys.*, vol. 43, 2004, p. 4073-4078.
- [3] J. Appenzeller *et al.*, "Band-to-band tunneling in carbon nanotube field-effect transistors," *Phys. Rev. Lett.*, vol. 93, 2004, p. 196805-1-196805-4.
- [4] Q. Zhang *et al.*, "Low-subthreshold-swing tunnel transistors," *IEEE Electron Device Lett.*, vol. 27, 2006, p. 297-300.
- [5] W. Y. Choi *et al.*, "Tunneling field-effect transistor (TFETs) with subthreshold swing (SS) less than 60 mV/dec," *IEEE Electron Device Lett.*, vol. 28, 2007, p. 743-745.
- [6] K. Jeon *et al.*, "Si tunnel transistors with a novel silicied source and 46 mV/dec swing," in *VLSI Tech. Symp. On.*, 2010, p. 121-122.
- [7] W. Y. Choi *et al.*, "Hetero-gate-dielectric tunneling field-effect transistors," *IEEE Trans. Electron Devices*, vol. 57, 2010, p. 2317-2319.
- [8] T. Krishnamohan *et al.*, "Double-gate strained-Ge heterostructure tunneling FET (TFET) with record high drive currents and $\ll 60$ mV/dec subthreshold slope," in *IEDM Tech. Dig.*, 2012, p. 1-3.
- [9] K. Kao *et al.*, "Direct and indirect band to band tunneling in germanium based TFETs," *IEEE Trans. Electron Devices*, vol. 59, 2012, p. 292-301.
- [10] H. W. Kim *et al.*, "Investigation on suppression of nickel-silicide formation by fluorocarbon reactive ion etch (RIE) and plasma-enhanced deposition." *Journal of Semiconductor Technology & Science*, vol. 13, 2013, pp. 22-27.
- [11] J. P. Kim, "Asymmetric MOSFETs using novel fabrication method." Ph. D. Dissertation, Department of Electrical, Seoul National University, 2010.
- [12] S.-J. Choi *et al.*, "High injection efficiency and low-voltage programming in a dopant segregated Schottky barrier (DSSB) FinFET SONOS for NOR-type flash memory," *IEEE Electron Device Lett.*, vol. 30, 2009, p. 256-268.
- [13] A. Chattopadhyay *et al.*, "Impact of a spacer dielectric and a gate overlap/underlap on the device performance of a tunnel field-effect transistor," *IEEE Trans. Electron Devices*, vol. 58, 2011, p. 677-683.



Hyun Woo Kim received the B.S degrees in 2008 from Kyung-pook National University (KNU) and the M.S. degrees from Seoul National University in 2010. He is currently working toward the Ph.D. degree in Electrical Engineering at Seoul National University (SNU), Seoul, Korea. His research interest is Tunnel FET with bandgap engineering. Mr. Kim is currently a Student Member of the institute of Electrical and Electronics Engineers (IEEE) and the Institute of Electronics Engineers of Korea (IEEK).



Jong Pil Kim was born in Yeongcheon Kyungpook, Korea, in 1978. He received the B.S degree in 2004 from Kyonggi University and the Ph.D. degree in Electrical Engineering from Seoul National University (SNU) in 2010. His research interests include nanoscale CMOS device modeling, measurement, characterization, and fabrication.



Sang Wan Kim was born in Daegu, Korea, in 1982. He received the B.S., M.S., and Ph.D. degrees in electrical engineering from Seoul National University (SNU), Seoul, Korea, in 2006, 2008, and 2014, respectively. He has been a Research Assistant of process integration and a Teaching Assistant of oxidation and diffusion processes at the Inter-University Semiconductor Research Center (ISRC), SNU, since 2010 and 2008, respectively. Since Mar. 2014, he is working as research fellow with ISRC, SNU. He is author or coauthor of more than 80 research papers for journals and conferences and holds 7 Korean and U.S. patents. His current research interests include the design, fabrication, measurement, characterization, and modeling of nanoscale CMOS/CMOS compatible devices, neuromorphic systems, flash memory devices, capacitor less 1-transistor DRAM, and thin-film transistors. Dr. Kim is a student member of the Institute of Electrical and Electronics Engineers (IEEE) and Institute of Electronics and Engineers of Korea (IEEK).



Min-Chul Sun received the B.S. and M.S. degrees in 1996 and 2001 from Yonsei University and Korea Advanced Institute of Science and Technology respectively. He has been working for the Semiconductor Business Unit of Samsung Electronics Co. Ltd. since then and is currently with Seoul National University studying toward the Ph.D. degree in electrical engineering. He participated in the IBM-Samsung Joint Development Project at the IBM Semiconductor Research and Development Center (IBM SRDC, NY) as Front-End-Of-Line integrator for 65- and 45-nm technologies. His current research interests include the ultra-low-power multi-channel transistors, CMOS-compatible nano-electronics, hybrid channel devices and advanced junction technology with the consideration of circuit design. Mr. Sun is a Student Member of the Institute of Electrical and Electronics Engineers (IEEE) and the Institute of Electronics Engineers of Korea (IEEK).



Garam Kim received the B.S. degree in 2008 from Seoul National University (SNU), Seoul, Korea, where he is currently working toward the Ph.D. degree in electrical engineering. His current research interests include 1-Transistor DRAM fabrication, characterization, measurement, and modeling. Mr. Kim is currently a Student Member of the Institute of Electronics Engineers of Korea (IEEK).



Jang Hyun Kim was born in Seoul, Korea, in 1985. He received the B.S degree from Electrical Engineering Department in KAIST, Daejeon, Korea in 2009 and M.S. degrees from Seoul National University (SNU) in 2011, Seoul, Korea. He received Best Paper Award from SNU in 2011. He is currently working toward the Ph. D. degree in the Department of Electrical Engineering, Seoul National University, Seoul, Korea. He has been a Teaching Assistant of Ion Implantation at the Inter-University Semiconductor Research Center, SNU, since 2010. His resent interesting is Tunneling FET.



Euyhwan Park received the B.S degrees in 2010 from Seoul National University (SNU). He is currently working toward the Ph.D. degree in Electrical Engineering at Seoul National University (SNU), Seoul, Korea. His current research intrersts include the ultra-low-power multi-channel transistors, tunnel FET, GaN based LEDs. Mr. Park is a Student Member of the Institute of Electrical and Electronics Engineers (IEEE) and the Institute of Electronics Engineers of Korea (IEEK).



Hyungjin Kim received the B.S degree in Electrical Engineering from Seoul National University in 2010. He is currently working toward M.S degree at the department of electrical engineering, Seoul National University, Seoul, Korea. His research interests include nanoscale silicon devices, tunnel field-effect transistor (TFET), and Si-based neuromorphic system.



Byung-Gook Park received his B.S. and M.S. degrees in Electronics Engineering from Seoul National University (SNU) in 1982 and 1984, respectively, and his Ph. D. degree in Electrical Engineering from Stanford University in 1990. From 1990 to 1993, he worked at the AT&T Bell Laboratories, where he contributed to the development of 0.1 micron CMOS and its characterization. From 1993 to 1994, he was with Texas Instruments, developing 0.25micron CMOS. In 1994, he joined SNU as an assistant professor in the Department of Electrical Engineering and Computer Science, where he is currently a professor. In 2002, he worked at Stanford University as a visiting professor, on his sabbatical leave from SNU. He led the Inter-university Semiconductor Research Center (ISRC) at SNU as the director from June 2008 to 2010. His current research interests include the design and fabrication of nanoscale CMOS, flash memories, silicon quantum devices and organic thin film transistors. He has authored and co-authored over 800 research papers in journals and conferences, and currently holds 53 Korean and 22 U.S. patents. He has served as a committee member on several international conferences, including Microprocesses and Nanotechnology, IEEE International Electron Devices Meeting, International Conference on Solid State Devices and Materials, and IEEE Silicon Nanoelectronics Workshop (technical program chair in 2005, general chair in 2007). He is currently serving as an executive director of Institute of Electronics Engineers of Korea (IEEK) and the board member of IEEE Seoul Section. He received “Best Teacher” Award from SoEE in 1997, Doyeon Award for Creative Research from ISRC in 2003, Educational Award from College of Engineering, SNU, in 2006, and Haedong Research Award from IEEK in 2008.