Figure 7 - uploaded by Balwinder singh Lakha
Content may be subject to copyright.
Source publication
![Figure 2: 16-bit Carry skip adder [6]](profile/Balwinder-Lakha/publication/44250657/figure/fig2/AS:394314061500430@1471023206195/bit-Carry-skip-adder-6_Q320.jpg)
![Figure 3: block diagram of k-bit adder [6]](profile/Balwinder-Lakha/publication/44250657/figure/fig3/AS:394314061500437@1471023206220/block-diagram-of-k-bit-adder-6_Q320.jpg)
![Figure 4: Three stage CSA [10]](profile/Balwinder-Lakha/publication/44250657/figure/fig4/AS:394314061500438@1471023206248/Three-stage-CSA-10_Q320.jpg)
![Figure 5: The architecture of CSAS [10]](profile/Balwinder-Lakha/publication/44250657/figure/fig5/AS:394314061500439@1471023206279/The-architecture-of-CSAS-10_Q320.jpg)
Power dissipation is one of the most important design objectivesin integrated circuits, after speed. As adders are the most widelyused components in such circuits, design of efficient adder is ofmuch concern for researchers. This paper presents performanceanalysis of different Fast Adders. The comparison is done on thebasis of three performance par...
Similar publications
A low power contrast enhancement algorithm for OLED displays is proposed in this work. The proposed algorithm increases the contrast of the image based on a linear transformation function, while reducing the power consumption of OLED displays. Furthermore, the proposed algorithm extends the global contrast enhancement to local contrast enhancement...
This paper analyses techniques to measure the delay of 64 bit and 128-bit carry select adders .This is used for high-performance and low-power applications. It is introduced to work at a lower time delay than that required by a Ripple Carry Adder. This paper uses a very simple and efficient gate-level modification technique to significantly reduce...
This report determines the propagation delay and on-chip power consumed by each basic and universal gate and basic arithmetic functions designed using existing reversible gates through VHDL. Hence a designer can choose the best reversible gates for any logic circuit design. This report also does a look-up table analysis of truth tables of the rever...
This paper presents the approach to reduce power consumption in a ternary content addressable memory (TCAM). The main challenge with the TCAM design is to reduce the power consumption without sacrificing speed and area. Here in this paper I am doing practical implementations of a TCAM oriented for low-power applications. Low power TCAM designs have...
This paper presents power and area analysis of two-stage comb-based decimation structures for high decimation factors. The first stage is either in a recursive form cascaded-integrator-comb (CIC) or in a non-recursive form, while the second stage is in a recursive form. The proposed structures are compared with a single CIC structure. We demonstrat...
Citations
... Implementation of Carry Save Adder logic in each partial product lines has better overall performance of multiplier unit as compared to CLA logic. Padma Devi et.al (2010), designed Carry Select Adder with decreased Area and Lower Power Consumption [14]. Carry Select Adders are good in power consumption and area. ...
... Full adder takes in "carry-in" in addition to half adder's inputs to give "sum" and "carry-out" [10]. According to [12] and [13], there are six adder topologies namely Ripple Carry Adder (RCA), Carry Save Adder (CSA), Carry Look-Ahead Adder (CLA), Carry Increment adder (CIA), Carry Skip Adder (CSA), and Carry Select Adder. Carry look-ahead adder minimizes time wastage in waiting for "carry-out" generation and propagation in lower stages by computing all "carries" at once. ...
... is built by a RCA with a special speed up carry chain called a skip chain [12]. Carry Skip Adder reduces the latency of a ripple-carry adder by combining many carry-skip adders into a blockcarry-skip adder [12], [13]. The improvement of critical path delay on RCA is minimal with CSkA compared to other adder topologies [10]. ...
... RCAs and incremental circuitry make up the typical Carry Increment Adder (CIA) [12], [13]. For n-bit RCA, addition is achieved by grouping the bits into two groups. ...
Adders are very useful electronic circuits for performing additions in different electronic devices. Adders can be found in computers, Digital Signal Processors (DSPs), graphic processors, and microprocessors. There exist different adder designsand sizes. Different sizes can handlea different number of bits at once. There are different adder topologies such as Ripple Carry Adder (RCA), Carry Save Adder, Carry Look-Ahead Adder (CLA), Carry Increment adder, Carry Skip Adder, Carry Bypass Adder, and Carry Select Adder. Fabrication area, power consumption, and critical path delay are the main design criteria for the improvement of adder circuits. This article presents the synthesis process and algorithm requirements for design improvements of the existing CLA. This study was conducted to improve these three factors by the use of FPGA and Verilog HDL. FPGAs have reduced sizes, improved delay performances, and millions of logic gates in compact areas by VLSI technology. With Verilog HDL the study managed to use short instructions skipping unnecessary iterations to further improve delay performance. In this study, an improved 64-Bit CLA is designed and compared to the same-sized RCA and CLA designs. A Vivado HLX environment is used to simulate the design. ZYNQ-7ZC702 board is used to simulate the FPGA. The proposed design is compared to that of RCA and CLA. Improved results have been observed with 13.1% reduced area, 5% reduces power consumption, and 14.03% system delay performance improvement over CLA.
... Though the area occupied by the design is low compared to prior works, the use of clock signal increase power consumption. A CSLA with single RCA array and gate-level binary to excess 1 converter (BEC) with variable stretching (square root CSLA) while moving to the most significant part is proposed in [7,8] resulting in both area and power reductions. ...
... -(8). The following are the functional symbols used ∼ NOT, & AND, ^ XOR. ...
Design of low‐power and area‐efficient portable complementary metal–oxide–semiconductor processors for image and signal processing applications demand reduction in transistor switching and count. Adder is the fundamental block of all arithmetic operations performed in processing units. In this study, an error‐tolerant parallel adder with faithful approximation is proposed that can optimise area and accuracy. In the proposed parallel adder, for n bit input and m bit adder block, least n/2m blocks are designed with approximate logic using carry by‐pass addition algorithm and most n/2m blocks are designed with exact logic using carry select addition algorithm. Least significant approximate part of the adder is designed with either exact full adder (EFA) or fault‐tolerant full adder (FTFA) cells. This confines the maximum error in the proposed‐EFA and proposed‐FTFA designs to be not more than unit bit value with weights 2[(n/2m)−1]m and 2ⁿ/2, respectively. Two different FTFA cells are proposed and implemented in the approximate blocks. The synthesis results of the proposed‐EFA, proposed‐FTFA1 and proposed‐FTFA2 designs using Cadence Encounter with 90 nm ASIC technology for n = 16, m = 4 demonstrated an area saving of 22.3, 28.2 and 35%, respectively, when compared to the conventional counterpart.
... Simplest multi bit operational adder is Ripple Carry Adder (RCA) [4], there are also many adders that perform on specific operation and they are efficient in their operations. Some of them are: Carry Look-Ahead Adder (CLA), Carry Increment adder (CIA) [8], Carry Save Adder (CSA) [8] [9] [10], Carry Skip adder (CSKA) [11] [9], Carry Select Adder (CSlA) [12] [13]. The working principle of these adders are different and they need different number of transistors for their implementation. ...
Adders are the main component of the digital devices. Day by day the devices are advancing in terms of performance, which leads to minimization of the area as well as faster computational speed along with least dissipation of energy. The modification is carried out to speed up the devices, make them less power consumptive and compact with respect to area. So, in order to implement these changes, we have to primarily design a power efficient adder capable of computing multiple bits at a given time frame, as adders are one of the indispensable parts of any digital system. Some of the techniques which have been employed to make adders more efficient are CMOS, PTL, GDI (Gate Diffusion Input). GDI has better features with respect to PTL and CMOS as it reduces the number of transistors required to implement logic gates and simple digital blocks. In this paper we have designed a low power multi-bit hybrid adder with the help of Modified Gate Diffusion Input (m-GDI) technique and also presented a comparative study between various other adders and their techniques of implementation the simulation results have been obtained using DSCH 3.8, the design is further verified and simulated using Verilog HDL in Xilinx ISE 14.7 environment.
... It is well known that several carry select adder design modifications have been introduced in [12], [13], [14]. Unlike conventional CSLA which utilizes RCA blocks, modified CSLA takes benefits of other adders' blocks such as BKA in addition to common logic circuits such as BEC to improve the adder delay and get less area where BKA blocks present a short delay path compared to the ripple carry path of RCA blocks while BEC has introduced some advantages with respect to area. ...
... In recent years, since computer storage and sensing devices have become increasingly cheaper, smarter, tinier and durable, thanks to the convergence of technologies advancements in capabilities [1], miniaturization [2] and power consumption reduction [3], a deluge of wearable recording devices, increasingly affordable and performant, has flooded the market. Therefore, in the last years there has been a urgent demand of new techniques, tailored on FPV specific issues, to enable automatic semantic processing of egocentric videos. ...
This thesis tackles some issues of Egocentric Computer Vision, in particular in Cultural Heritage
Scenarios, and provides an approach to some video semantic processing concerns in a FPV
perspective, such as personalized summarization, video personalization and sentiment
analysis.
... An area efficient CLA is proposed by the authors in [7]. On the other hand, Carry Skip Adder(CSA) [8] [9],carry increment adder (CIA) [6], [11]and carry select adder (CSLA) [10], [12]- [16] provides a good compromise in terms of area and delay, along with a simple and regular layout. Carry save adder have O(n) area and O(log n) delay. ...
A complex digital circuit comprises of adder as a basic unit. The performance of the circuit depends on the design of this basic adder unit. The speed of operation of a circuit is one of the important performance criteria of many digital circuits which ultimately depends on the delay of the basic adder unit. Many research works have been devoted in improving the delay of the adder circuit. In this paper we have proposed an improved carry increment adder (CIA) that improves the delay performance of the circuit. The improvement is achieved by incorporating carry look adder (CLA) in the design of CIA contrary to the previous design of CIA that employs ripple carry adder (RCA). A simulation study is carried out for comparative analysis. The coding is done in Verilog hardware description language (HDL) and the simulation is carried out in Xilinx ISE 13.1 environment.
... An area efficient CLA is proposed by the authors in [7]. On the other hand, Carry Skip Adder(CSA) [8] [9],carry increment adder (CIA) [6], [11]and carry select adder (CSLA) [10], [12]- [16] provides a good compromise in terms of area and delay, along with a simple and regular layout. Carry save adder have O(n) area and O(log n) delay. ...
A complex digital circuit comprises of adder as a basic unit. The performance of the circuit depends on the design of this basic adder unit. The speed of operation of a circuit is one of the important performance criteria of many digital circuits which ultimately depends on the delay of the basic adder unit. Many
research works have been devoted in improving the delay of the adder circuit. In this paper we have proposed an improved carry increment adder (CIA) that improves the delay performance of the circuit. The improvement is achieved by incorporating carry look adder (CLA) in the design of CIA contrary to the previous design of CIA that employs ripple carry adder (RCA). A simulation study is carried out for comparative analysis. The coding is done in Verilog hardware description language (HDL) and the simulation is carried out in Xilinx ISE 13.1 environment.
... T he block diagram of CSLA as shown in below. T here are several adders which were discussed in previous section, among all the adders, Carr y select [1,2,4,5,9,10,13] adder is one of the fastest adder, but still there is scope to reduce the latency in the carr y select adder. T he main objective is to optimize the gate delay and gate count in proposed carry select adder. ...
Arithmetic adder is the most important basic element for many digital applications. In this paper different types of adders are taken for experimental study such as Ripple Carry Adder, Carry Save adder, Carry Look ahead adder, Carry Increment adder, Carry Select adder, and Carry Skip adder. Here in this paper introducing a novel technique for designing a new Carry Select adder for multi precision arithmetic circuits. By using this technique improvements has been achieved like low latency and less power consumption and along with less gate count. Experimentally synthesized and simulated by using Xilinx ISE14.7, also tested in SPARTAN3E, XC3S1600E with speed of −5.
... Each full adder inputs a Cin, which is the Cout of the previous adder. This kind of adder is a Ripple Carry Adder (RCA) [7], since each carry bit "ripples" to the next full adder. RCA contains series structure of Full Adders (FA); each FA is used to add two bits along with carry bit. ...
ALU is a central block in the computing devices, especially Digital Signal
Processor (DSP). Basic ALU consists of arithmetic unit, logic unit and control unit.In
order to achieve high performance MAC unit is incorporated in the design of ALU.MAC
unit performsmultiplication and accumulation process. Basic MAC unitconsists of
multiplier, adder, and accumulator.In the existing MAC unit designed using Dadda
Multiplier and adder as Carry Save Adder (CSA). The proposed MAC unit designed using
Dadda Multiplier and adder as Carry Increment Adder (CSA).However in the proposed
model all traditional full adders are replaced by improved full adder. The performance
analysis of MAC unit models in terms of area, delay and power is done.Various MAC
unit models are designed using Verilog HDL. Simulation and synthesis are done using
Xilinx ISE 12.2 for Virtex-6 family 40nm technology device. The power is calculated
using Lattice Diamond Design suite software.
