Figure 2 - An integrated concurrency and core-ISA architectural envelope definition, and test oracle, for IBM POWER multiprocessors

Example instruction description, in vendor documentation and in Sail, showing the close correspondence between the two for execute and decode

Go to figure page

Reference

An integrated concurrency and core-ISA architectural envelope definition, and test oracle, for IBM POWER multiprocessors - Scientific Figure on ResearchGate. Available from: https://www.researchgate.net/figure/Example-instruction-description-in-vendor-documentation-and-in-Sail-showing-the-close_fig1_283894198 [accessed 29 Mar, 2023]

Caption

Figure 2: Example instruction description, in vendor documentation and in Sail, showing the close correspondence between the two for execute and decode

Embed code

<a href="https://www.researchgate.net/figure/Example-instruction-description-in-vendor-documentation-and-in-Sail-showing-the-close_fig1_283894198"><img src="https://www.researchgate.net/profile/Dominic-Mulligan/publication/283894198/figure/fig1/AS:670030370992130@1536759097304/Example-instruction-description-in-vendor-documentation-and-in-Sail-showing-the-close.ppm" alt="Example instruction description, in vendor documentation and in Sail, showing the close correspondence between the two for execute and decode"/></a>