FIGURE 8 - available via license: Creative Commons Attribution-NonCommercial-NoDerivatives 4.0 International
Content may be subject to copyright.
Source publication
Given the inherent limitations of flash memory, solid-state storage devices require a host controller and a flash translation layer (FTL) to address two major conflicts: the conflict between the limited erase endurance of flash memory and the expectation of longer usage time and the conflict between the insufficient per-die bandwidth of flash memor...
Contexts in source publication
Context 1
... operating mechanism of the PCIe hardware link and message unit of the storage device is introduced above, as shown in Figure 8. Based on this operating mode of the FPGA logic mechanism, the on-chip processor needs to run two versions of firmware on the MCU and NAC , respectively, to further process the information transmitted by the FPGA logic. ...
Context 2
... RAID organization is shown in Figure 18. 8 logical channels are actually in one physical channel, corresponding to 8 flash chips and one NAC. ...
Context 3
... it is a normal device-level FTL SSD, the SSD is set to a block size of 4KB, which is consistent with it. In Figure 28, you can see that even at a logical block size, the performance of this system is still 20% to 100% higher. If provisioned to a larger block size, it would increase the storage array performance even higher. ...
