Fig 1 - uploaded by D. Ahn
Content may be subject to copyright.
Circuit diagram of the new frequency doubler (IMN@f 0 and OMN@2f 0 are input and output matching networks designed at fundamental and the second harmonic frequencies, respectively)

Circuit diagram of the new frequency doubler (IMN@f 0 and OMN@2f 0 are input and output matching networks designed at fundamental and the second harmonic frequencies, respectively)

Source publication
Conference Paper
Full-text available
This paper presents a new frequency doubler scheme with significant conversion gain improvement. The new design approach utilizes switching operation of FETs. All input power, in this configuration, is directed alternately to each single branch of a pair of parallely connected FETs corresponding with the polarity of the anti-phase input signal with...

Contexts in source publication

Context 1
... new frequency doubler architecture is based on the fundamental push-pull operation, which uses two FETs biased in class-B. However, in this case the two FETs are not fed using a 3 dB input power divider and an output combiner. Instead a new feeding method is proposed. Fig. 1 shows the simplified circuit diagram of the frequency doubler with two identical branches sharing one output matching circuit designed at the second ...
Context 2
... FETs are in the pinch-off operation region, the input and output impedances are nearly purely reactive [5][6]. Therefore, as shown in Fig.1, the microstrip transmission line, L IN causes the impedance looking into the lower branch driven into pinch-off, Z IN2, to be transformed to high impedance value, ideally open, during positive half-cycle of the input signal. ...
Context 3
... a result, at the positive half-wave cycles, power is diverted to only the upper FET and signal passes through the upper branch. The negative cycles, dashed line in Fig.1, are fed to the other FET through the lower branch. ...

Similar publications

Article
Full-text available
Detailed wavelength conversion, extinction ratio regeneration, and signal re-amplification experiments are performed using a monolithically integrated, widely tunable photocurrent driven wavelength converter. A -3.5 dB power penalty is observed in bit error rate measurements at 2.5 Gb/s when the extinction ratio of an incoming signal is regenerated...

Citations

... Several recent papers on frequency doublers have reported high conversion gain and moderate power levels [2], [4]- [7]. However none report power levels in excess of 1W at 2f o . ...
Conference Paper
Full-text available
High power, high conversion gain microwave frequency doublers using wide bandgap semiconductor devices are developed. A method of determining the optimal harmonic terminations using accurate nonlinear computer models and load- and source-pull simulations is described. Synthesis of these impedances using matching and reflector networks have produced doublers with increased output power, conversion gain and very high suppression of the first and third harmonics. A SiC MESFET-based frequency doubler at f<sub>o</sub>=2.00GHz producing up to 10.00dB conversion gain and 6.31 Watts 2f<sub>o</sub> output power is presented. An AlGaN/GaN HEMT-based frequency doubler at f<sub>o</sub>=3.33GHz producing up to 14.80dB conversion gain and 4.14W 2f<sub>o</sub> output power is also presented. The second harmonic power measurements confirm the accurate predictions made by the nonlinear model.
Article
Full-text available
A wideband frequency doubler based on AlGaN/GaN HEMT devices is presented. Rationale for the use of filters to improve the bandwidth performance of a frequency doubler is described. Input and output networks consisting of a harmonic reflector and bandpass filter are designed to provide adequate bandwidth response and high power with small conversion gain. A demonstration circuit achieves 13.2% fractional bandwidth at fo= 3.33 GHz with a maximum output power at 30.2 dBm.