Fig 4 - uploaded by Diego Alexander Tibaduiza Burgos
Content may be subject to copyright.
Download
View publication

Copy reference
Copy caption
Embed figure
Campo de detección del sensor de obstáculos. 

Campo de detección del sensor de obstáculos. 

Source publication
Figura 1. Dato serial que envía FPGA a conversor digital-análogo....
Fig. 3. Algoritmo de selección de " set point " para controlador de...
Fig. 4. Campo de detección del sensor de obstáculos. 
ROBOT MÓVIL BUSCADOR DE TRAYECTORIA CONTROLADO POR FPGA
Conference Paper
Full-text available
  • Jan 2011
  • Nayibe ChioNayibe Chio
  • Diego Alexander Tibaduiza BurgosDiego Alexander Tibaduiza Burgos
  • Juan Sebastián D'iaz RuedaJuan Sebastián D'iaz Rueda
  • Xabier Orlando Rodriguez QuiñonezXabier Orlando Rodriguez Quiñonez
Cite
Download full-text

Similar publications

Fig. 2 100 cascaded NOT gates 
Fig. 7 The structure diagram to achieve the encryption algorithm 
A novel Implementation of Encryption Algorithms based on FPGA Gates
Conference Paper
Full-text available
  • Jan 2016
  • Huabo ZhangHuabo Zhang
  • Hongmin GaoHongmin Gao
  • Xuetian WangXuetian Wang
  • Xiangzhi YuXiangzhi Yu
View
Fig.1 modified CA-CFAR family
Fig.2 test model
Fig.3 CA-CFAR family response to test model M=16.
Fig.4 OS-CFAR family response to test model M=48.
FPGA Based Adaptive CFAR Processor for Non-Homogeneous Radar Environments
Conference Paper
Full-text available
  • Oct 2019
  • Mustafa KamalMustafa Kamal
  • Jiwa AbdullahJiwa Abdullah
View
Figure 2. GSM communication flowchart 
Figure 3. Monitoring system software flowchart 
Figure 4. Working state transition map 
Figure 5. The circuit of FPGA modules 
The Monitoring System of Pumping Station Based on FPGA
Conference Paper
Full-text available
  • Jan 2017
  • Chenming LiChenming Li
  • Shuo LinShuo Lin
  • Hongmin GaoHongmin Gao
  • Liquan SunLiquan Sun
View
Figure 1: Generic representation of Tree Tensor Network architecture...
Figure 2: Full TTN contraction obtained by repeating the single node...
Figure 3: (left) Resources vs latency space filled with 375...
Tree Tensor Network implemented on FPGA as ultra-low latency binary classifiers.
Conference Paper
Full-text available
  • Jan 2025
  • Lorenzo BorellaLorenzo Borella
  • Alberto CoppiAlberto Coppi
  • Jacopo PazziniJacopo Pazzini
  • [...]
  • Marco ZanettiMarco Zanetti
View
Figure 1. Symbol Window.
Figure 2. Diagram of digital generator of pseudorandom pulses sequence...
Figure 3. Diagram of digital generator of pseudorandompulses sequence...
Figure 4. Diagram of the pseudorandom pulses sequence generator of the...
+4 Figure 5. Diagram of generator of pseudorandom pulses sequence of...
DIGITAL GENERATORS OF A PSEUDORANDOM PULSES SEQUENCE AND THEIR MODELING WITH USE OF FPGA INTHE ENVIRONMENT CAD QUARTUS II
Article
Full-text available
  • Oct 2021
  • N.A. SeilovaN.A. Seilova
  • D.Z. DzhuruntaevD.Z. Dzhuruntaev
  • О.Zh. MamyrbayevО.Zh. Mamyrbayev
  • [...]
  • Mussa TurdalyulyMussa Turdalyuly
View
Get access to 30 million figures
Join ResearchGate to access over 30 million figures and 160+ million publications – all in one place.
Join for free
Advertisement
Join ResearchGate to find the people and research you need to help your work
  • 25+ million members
  • 160+ million publication pages
  • 2.3+ billion citations
Join for free
ResearchGate Logo
or
Discover by subject area
  • Recruit researchers
  • Join for free
  • Login
    Forgot password?
    or
    Continue with Google
    Welcome back! Please log in.
    Forgot password?
    or
    Continue with Google
    No account? Sign up
App Store
Get it on Google Play
Company
About us
News
Careers
Support
Help Center
Business solutions
Advertising
Recruiting
© 2008-2025 ResearchGate GmbH. All rights reserved.
  • Terms
  • Privacy
  • Copyright
  • Imprint
  • Consent preferences