Pablo Sanchez

Publications (3)0 Total impact

• Article: Embedded Hardware and Software Self-Testing

  Li Chen, Sujit Dey, Pablo Sanchez, Krishna Sekar, Ying Chen
  [show abstract] [hide abstract]
  ABSTRACT: At-speed testing of GHz processors using external testers may not be technically and economically feasible. Hence, there is an emerging need for low-cost, high-quality self-test methodologies, which can be used by processors to test themselves at-speed. Currently, Built-In Self-Test (BIST) is the primary self-test methodology available and is widely used for testing embedded memory cores. In this paper, we report our experiences in applying a commercial BIST methodology to two processor cores and analyze the problems associated with the current hardwarebased BIST methodologies. We propose a new software-based self-testing methodology for processors, which uses a software tester embedded in the processor memory as a vehicle for applying structural tests. The software tester consists of programs for test generation and test application. Prior to the test, structural tests are prepared for processor components in the form of selftest signatures. During the process of self-test, the test generation program expands the self-test signatures into test sets, and the test application program applies the tests to the components-under-test at the speed of the processor. Application of the novel softwarebased self-test method demonstrates its significant cost/fault coverage benefits and its ability to apply at-speed test while alleviating the need for high-speed testers.
  06/2000;
• Source

  Available from: psu.edu

  Article: Embedded Hardware and Software Self-Testing Methodologies for Processor Cores

  Li Chen, Sujit Dey, Pablo Sanchez, Krishna Sekar, Ying Chen
  [show abstract] [hide abstract]
  ABSTRACT: At-speed testing of GHz processors using external testers may not be technically and economically feasible. Hence, there is an emerging need for low-cost, high-quality self-test methodologies, which can be used by processors to test themselves at-speed. Currently, Built-In Self-Test (BIST) is the primary self-test methodology available and is widely used for testing embedded memory cores. In this paper, we report our experiences in applying a commercial BIST methodology to two processor cores and analyze the problems associated with the current hardwarebased BIST methodologies. We propose a new software-based self-testing methodology for processors, which uses a software tester embedded in the processor memory as a vehicle for applying structural tests. The software tester consists of programs for test generation and test application. Prior to the test, structural tests are prepared for processor components in the form of selftest signatures. During the process of self-test, the test g...
  04/2000;
• Article: Using a Soft Core in a SoC Design: Experiences with picoJava.

  Sujit Dey, Debashis Panigrahi, Li Chen, Clark N. Taylor, Krishna Sekar, Pablo Sanchez
  IEEE Design & Test of Computers. 01/2000; 17:60-71.